Renesas R5F51307ADFK#30
- Part No.:
- R5F51307ADFK#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51307ADFK#30.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:450
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51307ADFK#30 from Renesas Electronics is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 384 KB on-chip flash, 48 KB SRAM, 8 KB data flash, 12-bit A/D converter (14 channels), two 8-bit D/A outputs, capacitive touch sensing (32 channels), RTC, and IEC60730-compliant safety functions - deployed in industrial HMI and consumer appliance control systems.
For engineers reviewing the R5F51307ADFK#30 datasheet, R5F51307ADFK#30 pinout, R5F51307ADFK#30 application, or R5F51307ADFK#30 equivalent, key selection criteria include its LQFP-64 (PLQP0064GA-A, 14×14 mm, 0.8 mm pitch) package, –40°C to +85°C temperature grade, 1.8–5.5 V single-supply operation, and integrated event link controller (ELC) for low-power peripheral coordination without CPU wake-up.
Technical Context
The R5F51307ADFK#30 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates an on-chip high-speed oscillator (32 MHz ±1%), PLL, sub-clock (32.768 kHz), and clock accuracy measurement circuit (CAC) for real-time calibration.
Its peripheral subsystem includes ELC-driven autonomous operation between MTU2 timers, SCI/RIIC/RSPI interfaces, REMC (not supported in this 64-pin LQFP variant), and a 14-channel 12-bit A/D converter with per-channel sampling time control and self-diagnostic capability - all coordinated via the 47-event-capable Event Link Controller.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core, 32 MHz max, 50 DMIPS, 64-bit accumulator for single-cycle 32×32 multiply |
| Memory | 384 KB flash (no wait states at 32 MHz), 48 KB SRAM, 8 KB data flash (1M erase/write cycles) |
| Analog Peripherals | 14-channel 12-bit A/D (1.4 µs conversion), two 8-bit D/A outputs (0–AVCC0), temperature sensor |
| Timers & Control | MTU2 (6×16-bit channels), CMT (2×16-bit), TMR (4×8-bit), LPT (16-bit), RTC (calendar/binary mode) |
| Communication | SCIg (3 channels), RIIC (1 channel, 400 kbps), RSPI (1 channel, 16 Mbps), no REMC or SCIh in this package |
| Package & Environment | LQFP-64 (PLQP0064GA-A, 14×14 mm, 0.8 mm pitch), –40°C to +85°C, 1.8–5.5 V supply |
| Safety & Power | IEC60730 support (RAM test, A/D disconnection detection, CAC, IWDT), software standby current = 0.37 µA |
Pinout & Package
Package: PLQP0064GA-A - 64-pin LQFP, 14 mm × 14 mm body, 0.8 mm lead pitch, exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: digital (VCC/VSS) and analog (AVCC0/AVSS0/VREFH0/VREFL0) require separate decoupling |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal (1–20 MHz) or clock input; XTAL output drives crystal, EXTAL accepts external source |
| XCIN / XCOUT | Sub-clock oscillator interface | 32.768 kHz crystal connection for RTC; required for calendar mode and low-power timer operation |
| MTIOC0A–MTIOC3D | MTU2 waveform I/O | 16 pins supporting PWM, complementary output, phase counting, and A/D trigger generation across 4 MTU2 channels |
| AN000–AN007, AN016–AN029 | A/D input channels | 14 dedicated analog inputs (not multiplexed with digital I/O); each supports independent sampling time configuration |
| DA0 / DA1 | D/A analog outputs | Two buffered 8-bit voltage outputs referenced to AVCC0; usable for biasing, calibration, or analog feedback |
| TS0–TS31 | Capacitive touch sense inputs | 32 dedicated CTSU pins (of 36 total in RX130 family); supports self- and mutual-capacitance configurations |
| SCI0–SCI1 / SCI5–SCI6 | Asynchronous/clock-sync serial I/O | Four SCIg channels available: TXD/RXD/SCK/CTS/RTS pins support full-duplex UART, SPI-like, or I²C emulation modes |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables 47 event sources (e.g., timer overflow, A/D completion) to directly trigger peripheral actions - eliminating CPU interrupt latency and reducing active power |
| Background Operation (BGO) | Data flash programming/erasing proceeds concurrently with CPU execution - critical for firmware updates without system stall |
| Capacitive Touch Sensing Unit (CTSU) | Hardware-accelerated touch detection on 32 pins with noise immunity; supports proximity, slider, and matrix keypad with <100 µA typical current |
| IEC60730 Safety Support | Integrated diagnostic aids: A/D disconnection detection, RAM test assistance via DOC, CAC for clock validation, and IWDT with dedicated 15 kHz oscillator |
| Low-Power Timer (LPT) | 16-bit timer running from sub-clock or IWDTCLK during software standby (0.37 µA), enabling periodic wake-up every 2 ms to 2.1 s without CPU involvement |
Applications
| Home Appliance Control Panel | Industrial Sensor Node |
|---|---|
Use Scenario: Touch-enabled microwave oven or washing machine UI with real-time status display and motor control feedback. IC Role / Device Role / Timing Role: Main system MCU handling capacitive touch decoding, PWM-driven display backlight, 12-bit A/D monitoring of temperature/pressure sensors, and RSPI communication with motor driver IC. Use Value: Integrated CTSU eliminates external touch controller; 32 MHz CPU and ELC enable responsive UI with concurrent sensor polling and motor timing - all within 0.37 µA standby current. | Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and air quality in factory settings. IC Role / Device Role / Timing Role: Low-power data acquisition node using LPT-triggered wake-up, 12-bit A/D for analog sensor conditioning, and RIIC interface to digital sensors. Use Value: Software standby mode (0.37 µA) extends battery life; built-in temperature sensor and CAC allow self-calibration; IEC60730 diagnostics ensure long-term reliability in unattended operation. |
| Smart Thermostat Interface | Medical Device Front-End |
Use Scenario: Wall-mounted HVAC controller with rotary encoder, LCD, and wireless module interface. IC Role / Device Role / Timing Role: System orchestrator managing touch/key input, RTC-based scheduling, dual D/A outputs for analog setpoint reference, and SCI communication to Zigbee/BLE module. Use Value: Dual 8-bit D/A outputs provide precise analog references; RTC with leap-year adjustment enables accurate scheduling; 48 KB SRAM buffers sensor logs during wireless transmission gaps. | Use Scenario: Portable blood glucose meter requiring precise analog signal conditioning and safety-certified operation. IC Role / Device Role / Timing Role: Safety-critical analog front-end MCU performing 12-bit A/D conversion of electrochemical sensor output, RAM integrity checks, and watchdog supervision. Use Value: IEC60730-compliant self-test features (A/D disconnection detection, DOC-assisted RAM test) reduce certification effort; 1.4 µs A/D conversion enables rapid sample averaging for noise reduction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51307ADFM#30 | Same core, memory, and peripherals but in 64-pin LFQFP (PLQP0064KB-C, 0.5 mm pitch); includes REMC and SCIh not present in R5F51307ADFK#30 | Supports IR remote control reception and extended SCI protocol (LIN); requires different PCB layout due to finer pitch | Select when IR remote interface or LIN bus is required and 0.5 mm pitch assembly is feasible |
| R5F51305ADFK#30 | Same package and pinout, but reduced resources: 128 KB flash, 16 KB SRAM, 10-channel A/D, no D/A or CTSU | Suitable for cost-sensitive, lower-feature applications like basic timer/control logic without touch or analog output | Select for simplified BOM where 384 KB flash, D/A, or 32-key touch are unnecessary |
Compared with R5F51307ADFK#30, R5F51307ADFM#30 adds IR and LIN support at the cost of tighter assembly tolerances, while R5F51305ADFK#30 reduces memory and analog capability to lower unit cost - making the R5F51307ADFK#30 optimal for touch-enabled, mixed-signal industrial controls needing balanced performance and safety compliance.
Availability
R5F51307ADFK#30 is available at Aetrix Electronics and suitable for industrial HMI, smart appliance control, and battery-powered sensor nodes requiring stable component supply, long-term lifecycle assurance, and Renesas' RX ecosystem compatibility.
Supply support for R5F51307ADFK#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX130 Group targets cost-sensitive, safety-aware embedded applications - delivering high-efficiency 32-bit processing, integrated touch and analog peripherals, and IEC60730-ready diagnostics in compact packages.
FAQ
What is the maximum operating frequency and CPU performance of the R5F51307ADFK#30?
The R5F51307ADFK#30 operates at a maximum frequency of 32 MHz and delivers 50 DMIPS of processing performance. Its RXv1 32-bit CPU core supports single-cycle 32×32-bit multiplication with a 64-bit accumulator, variable-length instructions for code density, and a 5-stage pipeline for efficient instruction throughput - confirmed in the R01DS0273EJ0300 Rev.3.00 datasheet Section 1.1.
Which package type and pin count does the R5F51307ADFK#30 use?
The R5F51307ADFK#30 uses the PLQP0064GA-A package: a 64-pin LQFP with 14 mm × 14 mm body size and 0.8 mm lead pitch. This differs from the 0.5 mm pitch LFQFP variants (e.g., PLQP0064KB-C) and is explicitly designated by the "FK" suffix in the part number per Figure 1.1 of the datasheet.
How many analog-to-digital converter channels does the R5F51307ADFK#30 support?
The R5F51307ADFK#30 supports 14 channels of 12-bit A/D conversion, as specified in Table 1.2 (Comparison of Functions) for the 64-pin LQFP package. These are mapped to pins AN000–AN007 and AN016–AN029, with per-channel sampling time programmability and self-diagnostic capability - distinct from higher-pin-count variants offering up to 24 channels.
Does the R5F51307ADFK#30 include a real-time clock (RTC) and capacitive touch sensing?
Yes, the R5F51307ADFK#30 includes a full-featured RTC with calendar/binary modes, leap-year adjustment, and alarm/periodic interrupts, plus a Capacitive Touch Sensing Unit (CTSU) supporting up to 32 keys. Both are active in the 64-pin LQFP package per Table 1.2 and Section 1.4 (Pin Functions) of the datasheet.
What safety certifications or diagnostic features does the R5F51307ADFK#30 support?
The R5F51307ADFK#30 includes hardware-assisted features for IEC60730 Class B compliance: A/D converter disconnection detection, clock accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with dedicated 15 kHz oscillator, RAM test assistance via the Data Operation Circuit (DOC), and self-diagnostic routines - all documented in Section 1. Overview and Section 24 of the R01DS0273EJ0300 datasheet.
R5F51307ADFK#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 14x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51307ADFK#30 FAQ
1.How can I place an order for R5F51307ADFK#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51307ADFK#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51307ADFK#30 reliable?
The price and inventory of R5F51307ADFK#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51307ADFK#30 is usually 5 days.
3.What payment methods are accepted for R5F51307ADFK#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51307ADFK#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51307ADFK#30?
R5F51307ADFK#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51307ADFK#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51307ADFK#30?
For technical support, including R5F51307ADFK#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51307ADFK#30 requirements.
6.How does Aetrix verify that R5F51307ADFK#30 is sourced from the original manufacturer or authorized distributors?
All R5F51307ADFK#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51307ADFK#30 meets industry standards.
7.What is the process for return or replacement of R5F51307ADFK#30?
All R5F51307ADFK#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51307ADFK#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51307ADFK#30 part is unused and in its original packaging.
Return procedure for R5F51307ADFK#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51307ADFK#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

