Renesas R5F51308ADFM#10
- Part No.:
- R5F51308ADFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51308ADFM#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,280
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51308ADFM#10 from Renesas is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 512 KB on-chip flash, 48 KB SRAM, 8 KB data flash, 12-bit A/D converter (17 channels), two 8-bit D/A outputs, capacitive touch sensing (32 keys), RTC, and IEC60730 compliance - deployed in industrial control panels and consumer appliance HMI subsystems.
For engineers reviewing the R5F51308ADFM#10 datasheet, R5F51308ADFM#10 pinout, R5F51308ADFM#10 application, or R5F51308ADFM#10 equivalent, key selection criteria include its 64-pin LFQFP (PLQP0064KB-C) package, 1.8–5.5 V single-supply operation, software standby current of 0.37 µA, and ELC-driven low-power peripheral coordination without CPU wake-up.
Technical Context
The R5F51308ADFM#10 implements a CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and 64-bit accumulator for single-cycle 32×32 multiplication. Its clock system integrates high-speed (32 MHz ±1%) and sub-clock (32.768 kHz) oscillators, PLL, and CAC for accuracy monitoring.
Peripheral coordination is managed via Event Link Controller (ELC), enabling direct module triggering (e.g., MTU → A/D start) during CPU sleep. The DTC supports four transfer modes with interrupt-source mapping, while MPC enables flexible pin function assignment across 52 I/Os in its 64-pin configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 32 MHz max, 50 DMIPS, 64-bit accumulator |
| Memory | 512 KB flash (no wait states @32 MHz), 48 KB SRAM, 8 KB data flash (1M erase cycles) |
| A/D Converter | 12-bit resolution, 17 input channels, 1.4 µs conversion time, per-channel sampling time control |
| D/A Converter | Two 8-bit channels, 0–AVCC0 output range |
| Capacitive Touch | 32-key support via mutual capacitance matrix (TS0–TS31 pins) |
| Power & Temp | 1.8–5.5 V supply; –40°C to +85°C operating range (D version) |
| Low-Power Modes | Software standby (0.37 µA), deep sleep, and sleep modes; LPT runs during standby |
Pinout & Package
Package: PLQP0064KB-C - 64-pin Low-Profile Quad Flat Package, 10 × 10 mm, 0.5 mm pitch, exposed pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Main digital power and reference; decoupling required per layout guidelines |
| XTAL / EXTAL | Main oscillator interface | Supports external crystal (1–20 MHz) or clock source for precise timing |
| AN000–AN016 | Analog inputs | 17-channel A/D input set; AVCC0/AVSS0 must be externally decoupled |
| DA0 / DA1 | Analog outputs | 8-bit voltage outputs referenced to AVCC0; usable for sensor bias or actuator control |
| TS0–TS31 | Capacitive touch sense | 32 dedicated pins for mutual-capacitance touch matrix; TSCAP requires 10 nF to VSS |
| MTIOC0A–MTIOC3D | PWM/complementary output | Six MTU2 channels support phase-counting, complementary PWM, and A/D trigger generation |
| SCI0–SCI9 / SCI12 | Serial interfaces | Up to 7 SCI channels (asynchronous, SPI, I²C modes); SCI12 adds LIN support |
| RSPIA | High-speed SPI master/slave | 16 Mbps RSPI with 128-bit TX/RX buffers and frame-based multi-transfer capability |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables 47 event sources to directly trigger 22 peripheral modules without CPU intervention or interrupt latency |
| Background Operation (BGO) | Data flash programming/erasing proceeds concurrently with CPU code execution and peripheral operation |
| IEC60730 Support Functions | Integrated RAM test assistance, A/D self-diagnostic, clock accuracy monitoring, and IWDT disconnection detection |
| Capacitive Touch Unit (CTSU) | Hardware-accelerated mutual-capacitance scanning for up to 324 keys (matrix), with noise immunity tuning |
| Low-Power Timer (LPT) | 16-bit timer running from sub-clock or IWDT oscillator during software standby mode (4.8 µs wake-up) |
Applications
| Home Appliance Control Panel | Industrial Sensor Node |
|---|---|
Use Scenario: Touch-enabled front panel for washing machine or oven with real-time status display and motor control feedback. IC Role / Device Role / Timing Role: Main MCU executing UI logic, driving capacitive touch (TS0–TS31), generating PWM for display backlight and motor drivers via MTU2, and managing RTC-based cycle timers. Use Value: Single-chip integration eliminates external touch controller and reduces BOM cost; 0.37 µA standby enables battery-backed clock retention. | Use Scenario: Wireless temperature/humidity node with local analog sensing, signal conditioning, and SPI-connected transceiver. IC Role / Device Role / Timing Role: Data acquisition hub using 12-bit A/D (AN000–AN016) with per-channel sampling control, CRC calculator for packet integrity, and RSPIA for transceiver interface. Use Value: On-chip temperature sensor (TEMPSA) calibrated against A/D reference enables drift-compensated readings; ELC-triggered A/D scans reduce CPU load by 70% vs polling. |
| Medical Patient Monitor Interface | Smart Power Outlet with Energy Metering |
Use Scenario: Front-end HMI for portable vital sign monitor requiring safety-certified firmware and touch navigation. IC Role / Device Role / Timing Role: Safety-critical controller executing IEC60730 Class B diagnostics, managing touch UI, and coordinating dual D/A outputs for analog signal generation or calibration references. Use Value: Built-in RAM test, clock accuracy measurement (CAC), and IWDT disconnection detection satisfy mandatory self-test requirements without external components. | Use Scenario: DIN-rail mounted outlet with real-time energy calculation, relay control, and isolated communication interface. IC Role / Device Role / Timing Role: System manager acquiring voltage/current via A/D, computing RMS/power using DOC unit, controlling relay via GPIO, and communicating over SCI/I²C to isolation IC. Use Value: DOC unit performs 16-bit addition/subtraction/comparison in hardware - accelerating energy calculations by 4× vs software-only; 5-V tolerant I/O simplifies level-shifting with external isolators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51308ADFP#30 | 100-pin LFQFP (PLQP0100KB-B); adds 36 I/Os, full 24-channel A/D, REMC, RTC, and 383 KB flash option | Required for designs needing >52 I/Os, remote IR signal decoding, or calendar-based scheduling | Select when pin count, peripheral count, or RTC functionality exceeds R5F51308ADFM#10's 64-pin constraints |
| R5F51305ADFM#30 | Same 64-pin package but reduced memory: 128 KB flash / 16 KB SRAM / 8 KB data flash | Suitable for cost-sensitive, lower-code-footprint applications without complex UI or data logging | Choose for simpler HMI or sensor nodes where 512 KB flash and 48 KB SRAM are unnecessary overhead |
Compared with R5F51308ADFM#10, R5F51308ADFP#30 offers higher I/O count and full peripheral complement at larger footprint, while R5F51305ADFM#30 trades memory capacity for lower unit cost - all share identical core architecture, clock system, and peripheral register maps for scalable firmware development.
Availability
R5F51308ADFM#10 is available at Aetrix Electronics and suitable for industrial HMI, appliance control, medical device interfaces, and smart energy metering requiring stable component supply across extended product lifecycles.
Supply support for R5F51308ADFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX130 Group targets cost-sensitive, safety-aware embedded applications requiring rich analog integration, capacitive touch, low-power operation, and functional safety support - optimized for appliance, industrial control, and medical HMI designs.
FAQ
What is the maximum operating frequency and CPU performance of the R5F51308ADFM#10?
The R5F51308ADFM#10 operates at a maximum frequency of 32 MHz and delivers 50 DMIPS of processing performance. Its 32-bit RX CPU core features a 5-stage pipeline, variable-length instruction set, and 64-bit accumulator capable of single-cycle 32×32 multiplication. Performance is sustained across the full 1.8–5.5 V supply range, with frequency scaling tied to VCC voltage levels per datasheet Table 1.1.
Does the R5F51308ADFM#10 support capacitive touch sensing, and how many keys can it handle?
Yes, the R5F51308ADFM#10 integrates a Capacitive Touch Sensing Unit (CTSUa) supporting up to 32 keys in mutual capacitance mode using TS0–TS31 pins. It does not support the full 36-key capability of 100-pin variants due to pin count limitations in the PLQP0064KB-C package. Self-capacitance mode is also available but limited to fewer keys in this configuration.
What low-power features does the R5F51308ADFM#10 offer for battery-operated applications?
The R5F51308ADFM#10 provides three low-power modes: sleep, deep sleep, and software standby. In software standby mode, supply current drops to 0.37 µA while the Low Power Timer (LPT) remains active using the sub-clock or IWDT oscillator. Wake-up occurs in 4.8 µs, and peripherals like ELC and MTU retain event-trigger capability without CPU involvement - ideal for intermittent sensing or touch-wake applications.
Is the R5F51308ADFM#10 qualified for functional safety standards such as IEC60730?
Yes, the R5F51308ADFM#10 includes hardware-assisted functions for IEC60730 Class B compliance, including RAM test assistance via DOC, A/D converter self-diagnostic and analog input disconnection detection, clock frequency accuracy measurement (CAC), and independent watchdog timer (IWDT) disconnection monitoring. These features are documented in the R01DS0273EJ0300 datasheet and require proper firmware initialization per Renesas application notes.
What communication interfaces are available on the R5F51308ADFM#10, and which packages support them?
The R5F51308ADFM#10 supports SCI (7 channels, including LIN-capable SCI12), I²C (1 channel, up to 400 kbps), RSPI (1 channel, up to 16 Mbps), and simple SPI/I²C modes on shared pins. All are available in the 64-pin PLQP0064KB-C package. REMC (remote control receiver) and full RTC are omitted in this variant per Table 1.2 - unlike the 100-pin R5F51308ADFP#30 which includes both.
R5F51308ADFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 14x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51308ADFM#10 FAQ
1.How can I place an order for R5F51308ADFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51308ADFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51308ADFM#10 reliable?
The price and inventory of R5F51308ADFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51308ADFM#10 is usually 5 days.
3.What payment methods are accepted for R5F51308ADFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51308ADFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51308ADFM#10?
R5F51308ADFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51308ADFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51308ADFM#10?
For technical support, including R5F51308ADFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51308ADFM#10 requirements.
6.How does Aetrix verify that R5F51308ADFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F51308ADFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51308ADFM#10 meets industry standards.
7.What is the process for return or replacement of R5F51308ADFM#10?
All R5F51308ADFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51308ADFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51308ADFM#10 part is unused and in its original packaging.
Return procedure for R5F51308ADFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51308ADFM#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

