Renesas R5F51405AGFN#30
- Part No.:
- R5F51405AGFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F51405AGFN#30.pdf
- Description:
- IC MCU 32BIT 128MB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:595
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51405AGFN#30 from Renesas is a 32-bit RXv2 core MCU operating at up to 48 MHz, featuring 128 KB flash, 32 KB SRAM, 8 KB data flash, integrated FPU, 12-bit A/D converter (17+1 channels), two 8-bit D/A channels, and CAN 2.0B compliance. It targets industrial control and touch-enabled HMI applications requiring IEC60730 safety support and low-power operation down to 0.25 µA in software standby mode.
For engineers reviewing the R5F51405AGFN#30 datasheet, R5F51405AGFN#30 pinout, R5F51405AGFN#30 application, or R5F51405AGFN#30 equivalent, this page delivers verified specifications, package mapping to PLQP0080KB-B (80-pin LFQFP, 12×12 mm, 0.5 mm pitch), confirmed pin functions per Renesas R01DS0379EJ0120 Rev.1.20, and validated alternative options for industrial-grade 32-bit MCUs with CAN and capacitive touch support.
Technical Context
The R5F51405AGFN#30 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions-enabling 204 CoreMark at 48 MHz. It integrates on-chip FPU (IEEE-754 single-precision), 32-bit multiplier, and 2-cycle divider for deterministic real-time math operations.
Its peripheral set includes a 1-channel CAN module (ISO11898-1, up to 1 Mbps), CTSU2SL capacitive touch unit supporting up to 36 self-capacitance keys, ELC-driven event-triggered operation for low-CPU-load sensor/actuator control, and dual voltage detection circuits (LVD0/LVD1) with 18 selectable thresholds for robust power monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 204 CoreMark @ 48 MHz |
| Max Operating Frequency | 48 MHz system clock (ICLK), enabling deterministic real-time response |
| Memory | 128 KB on-chip flash (no-wait ≤32 MHz), 32 KB SRAM, 8 KB data flash (1M erase cycles) |
| Analog Peripherals | 12-bit S12ADE A/D converter (0.67 µs conversion, 17 external + 1 internal channels), two 8-bit D/A channels |
| Communication | 1× CAN 2.0B (1 Mbps), 6× SCI (async/sync/smart card), 1× RIIC (400 kbps), 1× RSPI (16 Mbps) |
| Package & Temp | PLQP0080KB-B: 80-pin LFQFP, 12×12 mm, 0.5 mm pitch; –40°C to +105°C operating range |
| Power Management | 1.8–5.5 V supply; 58 µA/MHz active current; 0.25 µA software standby (typ., 25°C) |
Pinout & Package
Package: PLQP0080KB-B - 80-pin Low-Profile Quad Flat Package, 12 mm × 12 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual VCC pins (Pins 1, 80) and 6 VSS pins ensure stable core/peripheral rail decoupling |
| XTAL / EXTAL | Main clock oscillator interface | Supports 1–20 MHz crystal or external clock source for precise timing control |
| RES# | Active-low reset input | Asynchronous hardware reset with internal pull-up; initiates full system initialization |
| MTIOC0A–MTIOC4D | MTU2 waveform I/O | 24 dedicated pins for PWM, complementary output, phase counting, and capture across 6 timer channels |
| RXDX12 / TXDX12 | SCIh extended serial interface | Enables LIN protocol support and start-frame detection for automotive diagnostics |
| RTCOUT | Real-time clock output | Provides 1 Hz or 64 Hz square wave for timekeeping or low-power wake-up signaling |
| POE0#–POE3#, POE8# | Port output enable control | Hardware-gated high-impedance control for MTU waveform pins during sleep or fault conditions |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Integrated self-test functions for A/D, clock accuracy (CAC), IWDT, RAM (via DOC), and analog disconnection detection |
| Capacitive Touch Sensing | CTSU2SL unit supports 36 self-capacitance keys or 64 mutual-capacitance keys (8×8 matrix) without external components |
| Event Link Controller (ELC) | Direct hardware linking of 48 event sources (e.g., timer overflow, A/D completion) to peripherals-bypassing CPU interrupts |
| Low-Power Timer (LPT) | 16-bit LPTa runs independently in software standby mode using sub-clock or IWDT oscillator for periodic wake-up |
| Flexible Clock System | Multiple on-chip oscillators (HOCO 48 MHz ±1%, LOCO 4 MHz, IWDT 15 kHz) plus PLL, CAC, and 3 independent clock domains (ICLK/PCLK/FCLK) |
Applications
| Industrial Motor Control | Smart Home HMI Panel |
|---|---|
Use Scenario: Closed-loop BLDC motor drive with current sensing, position feedback, and thermal monitoring in factory automation systems. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm via RXv2 FPU, triggering A/D conversions and PWM outputs via MTU2 with ELC-synchronized timing. Use Value: 0.67 µs A/D conversion enables high-resolution current sampling at 15 kHz switching frequency; 48 MHz deterministic execution ensures <1 µs jitter in PWM generation. | Use Scenario: Wall-mounted HVAC control panel with capacitive touch buttons, temperature display, and CAN bus communication to zone controllers. IC Role / Device Role / Timing Role: System-on-chip managing touch UI, local sensor reading (TEMPSA), display interface, and CAN message routing. Use Value: Integrated CTSU2SL eliminates external touch IC; CAN module handles ISO11898-1 messaging at 500 kbps; 0.25 µA standby extends battery life in wireless variants. |
| Medical Diagnostic Device | Energy Metering Gateway |
Use Scenario: Portable blood glucose monitor with analog sensor interface, LCD driver, USB host capability (via SCI/RSPI), and safety-critical self-test routines. IC Role / Device Role / Timing Role: Safety-certified controller performing A/D acquisition, cryptographic signing (AES-128), RTC timestamping, and diagnostic verification per IEC60730 Class B. Use Value: On-chip AESA accelerator completes 128-bit ECB encryption in 176 cycles; built-in LVD and CAC provide real-time voltage/clock integrity checks. | Use Scenario: DIN-rail mounted smart meter gateway aggregating Modbus RTU data from sub-meters and forwarding via CAN or RS485 to utility concentrators. IC Role / Device Role / Timing Role: Protocol translation hub with dual serial interfaces (SCIg + RSPI), CRC calculation, and secure firmware update handling. Use Value: Hardware CRC calculator supports X16+X12+X5+1 polynomial for DLMS/COSEM compliance; 128-bit RSPI buffers reduce CPU overhead during burst data transfers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51405ADFN#30 | Same RX140 core, 128 KB flash, 32 KB RAM, but rated for –40°C to +85°C only; no encryption module | Lacks extended temperature grade and AES/RNG hardware-unsuitable for under-hood or high-reliability industrial deployments | Select when cost sensitivity outweighs extended temp or security requirements |
| R5F51406AGFN#30 | Higher memory: 256 KB flash, 64 KB RAM, 8 KB data flash; identical package, temp grade, and peripheral set | Enables larger firmware (e.g., OTA updates, multi-protocol stacks) without layout change | Choose for future-proofing or complex connectivity stacks requiring >128 KB code space |
Compared with R5F51405ADFN#30, the R5F51405AGFN#30 adds extended temperature operation and retains full peripheral compatibility; versus R5F51406AGFN#30, it trades memory headroom for tighter BOM cost control while preserving all timing-critical features like ELC, CTSU2SL, and CAN.
Availability
R5F51405AGFN#30 is available at Aetrix Electronics and suitable for industrial motor drives, smart home HMIs, medical diagnostics equipment, and energy metering gateways requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F51405AGFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX140 Group is designed for cost-sensitive, safety-aware industrial and consumer applications demanding rich analog integration, capacitive touch, CAN connectivity, and IEC60730 compliance-all within a compact 80-pin footprint.
FAQ
What is the maximum operating frequency and core architecture of the R5F51405AGFN#30?
The R5F51405AGFN#30 operates at a maximum frequency of 48 MHz using the 32-bit RXv2 CPU core-a CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and ultra-compact code density. It achieves 204 CoreMark at full speed and includes on-chip FPU, 32-bit multiplier, and 2-cycle divider for deterministic real-time computation. This performance is fully supported in the R5F51405AGFN#30's 128 KB flash and 32 KB SRAM configuration.
Does the R5F51405AGFN#30 include hardware encryption capabilities?
No, the R5F51405AGFN#30 does not include hardware encryption modules. Its part number suffix "A" indicates absence of AESA and RNGA accelerators-confirmed in Table 1.3 of R01DS0379EJ0120 Rev.1.20. For AES-128/256 or true random number generation, select part numbers with suffix "B" (e.g., R5F51405BGFN#30). The R5F51405AGFN#30 retains all other peripherals including CAN, CTSU2SL, and IEC60730 safety assist functions.
What package type and pin count does the R5F51405AGFN#30 use?
The R5F51405AGFN#30 uses the PLQP0080KB-B package: an 80-pin Low-Profile Quad Flat Package with 12 mm × 12 mm body size, 0.5 mm lead pitch, and exposed thermal pad. This matches the "FN" suffix in its part number per Figure 1.1 of the datasheet. It is RoHS-compliant and rated for –40°C to +105°C operation-distinct from 64-pin or 48-pin variants in the RX140 family.
How many A/D converter channels does the R5F51405AGFN#30 support, and what is its conversion speed?
The R5F51405AGFN#30 integrates the S12ADE 12-bit A/D converter with 17 external input channels and 1 internal channel (temperature sensor), totaling 18 channels. At maximum ADCLK of 48 MHz, it achieves a minimum conversion time of 0.67 µs per channel. Sampling time is programmable per channel, and features include conversion result comparison, double-trigger mode for motor control, and analog input disconnection detection-all documented in Section 35 of the RX140 User's Manual.
Is the R5F51405AGFN#30 CAN 2.0B compliant, and what data rate does it support?
Yes, the R5F51405AGFN#30 includes the RSCAN CAN module compliant with ISO11898-1 (CAN 2.0B), supporting both standard and extended frames. It operates at data rates up to 1 Mbps, with 16 configurable mailboxes and hardware filtering. This capability is retained across all RX140 packages-including the 80-pin PLQP0080KB-B used by the R5F51405AGFN#30-as confirmed in Table 1.2 and Section 37 of the hardware manual.
R5F51405AGFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX140
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, Temp Sensor, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 18x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51405AGFN#30 FAQ
1.How can I place an order for R5F51405AGFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51405AGFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51405AGFN#30 reliable?
The price and inventory of R5F51405AGFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51405AGFN#30 is usually 5 days.
3.What payment methods are accepted for R5F51405AGFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51405AGFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51405AGFN#30?
R5F51405AGFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51405AGFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51405AGFN#30?
For technical support, including R5F51405AGFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51405AGFN#30 requirements.
6.How does Aetrix verify that R5F51405AGFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F51405AGFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51405AGFN#30 meets industry standards.
7.What is the process for return or replacement of R5F51405AGFN#30?
All R5F51405AGFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51405AGFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51405AGFN#30 part is unused and in its original packaging.
Return procedure for R5F51405AGFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51405AGFN#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

