Renesas R5F51405BGFM#30
- Part No.:
- R5F51405BGFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51405BGFM#30.pdf
- Description:
- IC MCU 32BIT 128MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:636
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51405BGFM#30 from Renesas is a 32-bit RXv2 core MCU operating at up to 48 MHz, featuring 128 KB on-chip flash, 32 KB SRAM, 12-bit A/D converter (15 channels), two 8-bit D/A channels, and integrated CAN 2.0B compliant with ISO11898-1 up to 1 Mbps - deployed in industrial HMI and sensor node control systems.
For engineers reviewing the R5F51405BGFM#30 datasheet, R5F51405BGFM#30 pinout, R5F51405BGFM#30 application, or R5F51405BGFM#30 equivalent, this page delivers verified package mapping (PLQP0064KB-C, 64-pin LFQFP, 10 × 10 mm, 0.5 mm pitch), confirmed low-power modes (0.25 µA standby), real-time clock support, capacitive touch sensing (32 keys), and encryption-ready AES-128/256 hardware acceleration.
Technical Context
The R5F51405BGFM#30 implements the RXv2 CISC Harvard architecture with 5-stage pipeline, 204 CoreMark @ 48 MHz, and IEEE-754-compliant 32-bit FPU. Its clock system integrates HOCO (48 MHz ±1%), sub-clock oscillator (32.768 kHz), PLL, and CAC for frequency accuracy validation.
Peripheral coordination is managed via Event Link Controller (ELC) enabling interrupt-free module triggering and linked operation during CPU sleep. The MCU supports IEC60730 Class B compliance through self-diagnostic A/D, RAM test assistance, IWDT, and clock monitoring functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC with 5-stage pipeline, 204 CoreMark @ 48 MHz |
| Max Operating Frequency | 48 MHz with ±1% HOCO accuracy - enables deterministic real-time control loops |
| Memory | 128 KB flash (no-wait ≤32 MHz), 32 KB SRAM, 8 KB data flash (1M erase cycles) |
| A/D Converter | 12-bit S12ADE with 15 external + 1 internal channels, 0.67 µs conversion time @ 48 MHz ADCLK |
| Communication | 1× CAN 2.0B (1 Mbps), 3× SCIg, 2× SCIk, 1× RIIC (400 kbps), 1× RSPI (16 Mbps) |
| Low-Power Performance | 0.25 µA software standby current (typ.), 6.2 µs wake-up from standby using HOCO 32 MHz |
| Operating Temp | –40°C to +105°C (G-grade), single 1.8–5.5 V supply - suitable for extended-temperature industrial environments |
Pinout & Package
Package: PLQP0064KB-C - 64-pin Low-Profile Quad Flat Package, 10 × 10 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: VCC powers digital/analog peripherals; VSS reference for all I/O and analog circuits |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 1–20 MHz external crystals; EXTAL accepts external clock input for synchronous timing source |
| RES# | Active-low reset input | Hardware reset assertion; combined with internal POR/LVD for robust power-on sequencing |
| MTIOC0A–MTIOC4D | MTU2 waveform I/O | 16-bit timer PWM/complementary output pins - used for motor gate drive or precision signal generation |
| RXD1/TXD1, RXD5/TXD5, etc. | SCI asynchronous serial I/O | Up to 6 SCI channels with baud rate fine-tuning (0–255/255); supports LIN framing on SCI12 |
| CAN_TX / CAN_RX | CAN bus differential interface | Dedicated pins for ISO11898-1 compliant CAN transceiver connection - no external level-shifting required |
| AD00–AD14 | Analog input channels | 15 dedicated A/D input pins (plus internal temp sensor); each supports independent sampling time configuration |
| DA0 / DA1 | Digital-to-analog outputs | Two 8-bit voltage-output DACs (0–AVCC0 range) - usable for analog setpoint generation or calibration references |
Key Features
| Feature | Design Value |
|---|---|
| Capacitive Touch Sensing (CTSU2SL) | Supports 32 self-capacitance keys or 8×8 mutual matrix - enables robust, noise-immune HMI without external ICs |
| Event Link Controller (ELC) | 48 event sources directly trigger peripheral modules (e.g., MTU, A/D) without CPU intervention - reduces latency and power |
| IEC60730 Compliance Support | Integrated self-test features: A/D disconnection detection, RAM test assist, IWDT clock validation, and CAC-based clock monitoring |
| Encryption Hardware (AESA + RNGA) | AES-128/256 ECB/CBC/CTR acceleration (176/240 cycles) + true 32-bit RNG - meets firmware integrity and secure boot requirements |
| Low-Power Timer (LPTa) | 16-bit timer running in software standby mode using sub-clock or IWDT oscillator - enables periodic wake-up without full CPU activation |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
|
Use Scenario: Closed-loop BLDC motor control in HVAC blowers with thermal feedback and fault reporting. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms via RXv2 FPU, generating complementary PWM via MTU2, and sampling current/voltage via 12-bit A/D. Use Value: 0.67 µs A/D conversion enables high-resolution current sensing at 20 kHz switching; CAN interface supports J1939 diagnostics and multi-node coordination. |
Use Scenario: Battery-powered environmental monitor logging temperature, humidity, and air quality over LoRaWAN. IC Role / Device Role / Timing Role: System orchestrator managing ultra-low-power sleep cycles, sensor polling, data fusion, and secure OTA updates. Use Value: 0.25 µA software standby + LPTa wake-up ensures >5-year battery life; AES/RNG hardware secures firmware and sensor payloads. |
| Human-Machine Interface | Automated Test Equipment |
|
Use Scenario: Touch-enabled front panel for programmable logic controllers with LED status indicators and relay control. IC Role / Device Role / Timing Role: Capacitive touch processor (CTSU2SL), GPIO manager, and real-time scheduler coordinating UI updates and I/O response. Use Value: 32-key self-capacitance support eliminates external touch controller; 5-V tolerant I/O interfaces directly with legacy industrial displays and buttons. |
Use Scenario: Modular fixture controller validating PCB assembly with analog parametric tests and pass/fail signaling. IC Role / Device Role / Timing Role: Precision measurement engine using dual 8-bit DACs for stimulus generation and 12-bit A/D for response capture. Use Value: On-chip D/A outputs calibrated reference voltages; double-trigger A/D mode captures synchronized voltage/current waveforms for impedance analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51405ADFM#30 | No AES/RNG hardware; same 128 KB flash, 32 KB RAM, and PLQP0064KB-C package | Suitable for cost-sensitive designs where cryptographic functions are handled externally or omitted | Select when security acceleration is unnecessary and BOM cost reduction is prioritized |
| R5F51403AGFM#30 | 64 KB flash, 16 KB RAM, no CAN, no RTC, reduced A/D channels (11), no D/A, no CTSU | Targeted at simpler control tasks without communication stacks or analog stimulus generation | Choose for compact, low-pin-count applications where CAN, touch, and dual DACs are not required |
Compared with R5F51405BGFM#30, R5F51405ADFM#30 removes encryption but retains identical timing/peripheral capability, while R5F51403AGFM#30 significantly reduces memory, analog, and communication resources - making it appropriate only for minimal-feature embedded control.
Availability
R5F51405BGFM#30 is available at Aetrix Electronics and suitable for industrial motor drives, smart sensor nodes, human-machine interfaces, and automated test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F51405BGFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX140 Group targets cost-optimized, low-power industrial control applications - delivering high CoreMark/MHz efficiency, IEC60730 readiness, and integrated analog/motor control peripherals in compact packages.
FAQ
What is the maximum operating frequency and core type of the R5F51405BGFM#30?
The R5F51405BGFM#30 features a 32-bit RXv2 CPU core with a maximum operating frequency of 48 MHz. It achieves 204 CoreMark at that speed and includes an IEEE-754-compliant 32-bit floating-point unit. The core uses a 5-stage pipeline Harvard architecture with variable-length instructions and supports both little-endian and big-endian data arrangement.
Does the R5F51405BGFM#30 include hardware encryption capabilities?
Yes, the R5F51405BGFM#30 includes an Advanced Encryption Standard hardware accelerator (AESA) supporting AES-128 and AES-256 in ECB, CBC, and CTR modes, plus a True Random Number Generator (RNGA). These are enabled by the "B" suffix in the part number and are absent in "A"-suffix variants like R5F51405ADFM#30.
What package type and pin count does the R5F51405BGFM#30 use?
The R5F51405BGFM#30 uses the PLQP0064KB-C package: a 64-pin Low-Profile Quad Flat Package with 10 × 10 mm body size and 0.5 mm pitch. This is confirmed in Table 1.3 and Figure 1.1 of the datasheet, where "FM" denotes LFQFP/64/0.50.
How many A/D and D/A channels does the R5F51405BGFM#30 support?
The R5F51405BGFM#30 integrates a 12-bit A/D converter (S12ADE) with 15 external input channels and one internal channel (temperature sensor), plus two independent 8-bit D/A converter channels. These are fully functional in the 64-pin variant per Table 1.2, unlike smaller-package versions which omit D/A or reduce A/D count.
Is CAN functionality available on the R5F51405BGFM#30, and what standard does it meet?
Yes, the R5F51405BGFM#30 includes one CAN module (RSCAN) compliant with ISO11898-1, supporting both standard and extended frames at up to 1 Mbps. CAN is present in all 64-pin and 80-pin RX140 variants, including this part, and requires only an external transceiver for physical layer implementation.
R5F51405BGFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX140
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- AES, Capacitive Touch, DMA, LVD, POR, PWM, Temp Sensor, TRNG, WDT
- Number of I/O:
- 53
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 15x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51405BGFM#30 FAQ
1.How can I place an order for R5F51405BGFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51405BGFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51405BGFM#30 reliable?
The price and inventory of R5F51405BGFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51405BGFM#30 is usually 5 days.
3.What payment methods are accepted for R5F51405BGFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51405BGFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51405BGFM#30?
R5F51405BGFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51405BGFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51405BGFM#30?
For technical support, including R5F51405BGFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51405BGFM#30 requirements.
6.How does Aetrix verify that R5F51405BGFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F51405BGFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51405BGFM#30 meets industry standards.
7.What is the process for return or replacement of R5F51405BGFM#30?
All R5F51405BGFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51405BGFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51405BGFM#30 part is unused and in its original packaging.
Return procedure for R5F51405BGFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51405BGFM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

