Renesas R5F51406ADFK#30
- Part No.:
- R5F51406ADFK#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51406ADFK#30.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:540
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51406ADFK#30 from Renesas is a 32-bit RXv2 core MCU operating at up to 48 MHz, featuring 256 KB on-chip flash, 64 KB SRAM, 8 KB data flash, integrated FPU, 12-bit A/D converter (15 channels), two 8-bit D/A channels, CAN 2.0B interface, and capacitive touch sensing (32-key self-capacitance). It targets low-power industrial control and consumer HMI applications requiring IEC60730 compliance and secure firmware updates.
For engineers reviewing the R5F51406ADFK#30 datasheet, R5F51406ADFK#30 pinout, R5F51406ADFK#30 application, or R5F51406ADFK#30 equivalent, this page delivers verified specifications, package mapping (PLQP0064GA-A, 64-pin LQFP, 14×14 mm, 0.8 mm pitch), functional pin roles, real-world use cases, and two validated alternative parts with documented technical and application differences.
Technical Context
The R5F51406ADFK#30 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions-enabling 204 CoreMark at 48 MHz. It integrates an IEEE-754-compliant 32-bit FPU, 32-bit hardware divider (2-cycle latency), and DSP extensions including 32-bit MAC and 16-bit multiply-subtract operations.
Its peripheral set includes a CAN module compliant with ISO11898-1 (up to 1 Mbps), ELC for interrupt-free inter-module triggering, DTC for five transfer modes, and CTSU2SL supporting 32-key self-capacitance touch sensing. Clocking supports HOCO (48 MHz ±1%), sub-clock (32.768 kHz), and CAC for frequency accuracy measurement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard core with 5-stage pipeline, 204 CoreMark @ 48 MHz |
| Max Operating Frequency | 48 MHz with ±1% accuracy from on-chip HOCO oscillator |
| Memory | 256 KB flash (no-wait ≤32 MHz), 64 KB SRAM, 8 KB data flash (1M erase cycles) |
| Analog Peripherals | 12-bit S12ADE A/D converter (15 external + 1 internal channel, 0.67 µs conversion), two 8-bit D/A channels |
| Communication | CAN 2.0B (1 channel, 1 Mbps), SCIg (3 channels), SCIk (2 channels), RIIC (1 channel, 400 kbps), RSPI (1 channel, 16 Mbps) |
| Low Power | Software standby current: 0.25 µA (typ.), wake-up time: 6.2 µs (HOCO 32 MHz source) |
| Security & Compliance | IEC60730 Class B support functions; AESA and RNGA not included (A-suffix variant) |
Pinout & Package
Package: PLQP0064GA-A - 64-pin LQFP, 14 × 14 mm body, 0.8 mm pitch, exposed pad not specified, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: VCC (1.8–5.5 V system supply), VSS (digital ground reference) |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal (1–20 MHz) or single-ended clock input for precise timing |
| XCIN / XCOUT | Sub-clock oscillator interface | Connects 32.768 kHz crystal for RTC and low-power timer operation |
| RES# | Active-low reset input | Asynchronous hardware reset with internal pull-up; initiates full system initialization |
| MTIOC0A–MTIOC4D | MTU2 waveform I/O | Configurable PWM, complementary output, input capture, and phase counting across six 16-bit timer channels |
| SCIg/SCIk pins (e.g., TXD6, RXD6, SCK6) | Asynchronous/clock-synchronous serial interface | Full-duplex UART/SPI/I²C-capable ports with baud rate generator and event-link capability |
| CAN_TX / CAN_RX | CAN physical layer interface | Differential signaling pair compliant with ISO11898-1; supports 1 Mbps data rate with built-in protocol engine |
| AD00–AD14 | A/D converter analog inputs | 15 dedicated external analog input pins; each supports programmable sampling time and disconnection detection |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision compliant; enables deterministic real-time math for motor control and sensor fusion |
| Event Link Controller (ELC) | Direct hardware-triggered peripheral operation without CPU intervention-reduces latency and power in sleep modes |
| Capacitive Touch Sensing Unit (CTSU2SL) | 32-key self-capacitance support with automatic correction and judgment-eliminates need for external touch controller |
| Real-time clock (RTCB) | Calendar mode with leap-year and 30-second adjustment; operates from sub-clock during software standby |
| IEC60730 safety assist | Hardware-accelerated RAM test (DOC), A/D self-diagnostic, clock accuracy monitoring (CAC), and IWDT disconnection detection |
Applications
| Industrial Motor Control | Smart Appliance HMI |
|---|---|
|
Use Scenario: Brushless DC motor drive in HVAC blowers with closed-loop speed regulation and fault monitoring. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm via FPU, generating complementary PWM via MTU2, sampling current/voltage via 12-bit A/D, and communicating status over CAN. Use Value: 0.67 µs A/D conversion enables high-resolution current sampling at 20 kHz switching frequency; CAN interface allows interoperability with building management systems. |
Use Scenario: Touch-enabled front panel for washing machine with water-level sensing, cycle timing, and energy reporting. IC Role / Device Role / Timing Role: System-on-chip managing capacitive touch (CTSU2SL), temperature sensing (TEMPSA), RTC-based cycle timing, and I²C communication with display and power meter ICs. Use Value: Integrated 32-key touch sensing eliminates external controller; software standby mode (0.25 µA) extends battery life in cordless remote variants. |
| Energy Monitoring Gateway | Factory Automation Node |
|
Use Scenario: DIN-rail mounted power meter aggregating voltage/current harmonics and exporting via RS-485 gateway. IC Role / Device Role / Timing Role: Data acquisition controller using 12-bit A/D with double-trigger mode for synchronized voltage/current sampling, CRC calculator for data integrity, and SCIg-based RS-485 transceiver interface. Use Value: Double-trigger A/D mode ensures simultaneous sampling of multiple analog channels-critical for accurate harmonic analysis per IEC61000-4-7. |
Use Scenario: IO-Link master device collecting sensor data from field devices and relaying to PLC via CANopen. IC Role / Device Role / Timing Role: Protocol-aware edge node running CANopen stack, performing analog-to-digital conversion (S12ADE), and managing digital I/O via MPC-configurable ports with 5-V tolerance. Use Value: 5-V tolerant I/O simplifies interface to legacy 24 V industrial sensors; CAN module supports bit rates up to 1 Mbps for deterministic real-time messaging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51406ADFM#30 | Same core, memory, and peripherals-but in PLQP0064KB-C (64-pin LFQFP, 0.5 mm pitch, 10×10 mm) | Smaller footprint and finer pitch; requires PCB re-layout; identical firmware compatibility | Select when board space is constrained and fine-pitch assembly capability exists. |
| R5F51405ADFK#30 | 128 KB flash / 32 KB RAM / no data flash; otherwise identical peripheral set and package (PLQP0064GA-A) | Limited code/data storage; suitable for simpler control tasks without field firmware updates or data logging | Select for cost-sensitive designs where 128 KB flash suffices and data flash persistence is unnecessary. |
Compared with R5F51406ADFK#30, R5F51406ADFM#30 offers identical functionality in a smaller 10×10 mm footprint but demands tighter layout tolerances, while R5F51405ADFK#30 reduces memory capacity by 50% without altering package or peripheral availability-making it a direct drop-in for less complex firmware.
Availability
R5F51406ADFK#30 is available at Aetrix Electronics and suitable for industrial motor control, smart appliance HMI, energy monitoring gateways, and factory automation nodes requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for R5F51406ADFK#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX140 Group is designed for cost-optimized, low-power general-purpose control applications-emphasizing IEC60730 compliance, rich analog integration, and capacitive touch capability without encryption hardware.
FAQ
What is the maximum operating frequency and clock source accuracy of the R5F51406ADFK#30?
The R5F51406ADFK#30 operates at a maximum frequency of 48 MHz. Its high-speed on-chip oscillator (HOCO) delivers ±1% accuracy across temperature and voltage ranges, eliminating the need for an external crystal in many timing-tolerant applications. This specification is confirmed in the R01DS0379EJ0120 datasheet Rev.1.20, Section 1.1. The R5F51406ADFK#30 also supports external crystal inputs (up to 20 MHz) and PLL multiplication for higher precision where required.
Does the R5F51406ADFK#30 include hardware encryption acceleration?
No, the R5F51406ADFK#30 does not include AES or RNG hardware acceleration. The "A" in the part number suffix indicates absence of the AESA and RNGA modules. Encryption functionality is only present in "B"-suffix variants (e.g., R5F51406BDFK#30). This distinction is explicitly defined in Figure 1.1 (Part Number Decoding) and Table 1.3 of the R01DS0379EJ0120 datasheet. Firmware-level cryptography must be implemented in software for the R5F51406ADFK#30.
How many analog input channels does the 12-bit A/D converter support on the R5F51406ADFK#30?
The R5F51406ADFK#30's S12ADE 12-bit A/D converter supports 15 external analog input channels (AD00–AD14) plus one internal channel for temperature sensor readings. This count is confirmed in Table 1.2 ("Comparison of Functions") and Section 35 of the User's Manual referenced in the R01DS0379EJ0120 datasheet. The number reflects the PLQP0064GA-A package variant-other packages offer fewer channels (e.g., 48-pin variants support 11 channels).
What is the package type and physical dimension of the R5F51406ADFK#30?
The R5F51406ADFK#30 uses the PLQP0064GA-A package: a 64-pin LQFP with 14 × 14 mm body size and 0.8 mm pin pitch. This is unambiguously specified in Table 1.3 ("List of Products") and Figure 1.1 ("How to Read the Product Part Number") of the R01DS0379EJ0120 datasheet. It is distinct from the 0.5 mm pitch 64-pin LFQFP (PLQP0064KB-C) used by other RX140 variants like R5F51406ADFM#30.
Can the R5F51406ADFK#30 operate in low-power modes while maintaining RTC and touch functionality?
Yes-the R5F51406ADFK#30 supports software standby mode with 0.25 µA typical current (Ta = 25°C), during which the sub-clock oscillator continues driving the RTCB and the CTSU2SL remains operational for periodic touch scanning. The low-power timer (LPTa) can generate wake-up events, and the RTC retains calendar mode with leap-year correction. These capabilities are detailed in Sections 1.1 ("Low power consumption functions") and 3.3.2 ("Software Standby Mode") of the R01DS0379EJ0120 datasheet.
R5F51406ADFK#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX140
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, Temp Sensor, WDT
- Number of I/O:
- 53
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 15x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51406ADFK#30 FAQ
1.How can I place an order for R5F51406ADFK#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51406ADFK#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51406ADFK#30 reliable?
The price and inventory of R5F51406ADFK#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51406ADFK#30 is usually 5 days.
3.What payment methods are accepted for R5F51406ADFK#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51406ADFK#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51406ADFK#30?
R5F51406ADFK#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51406ADFK#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51406ADFK#30?
For technical support, including R5F51406ADFK#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51406ADFK#30 requirements.
6.How does Aetrix verify that R5F51406ADFK#30 is sourced from the original manufacturer or authorized distributors?
All R5F51406ADFK#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51406ADFK#30 meets industry standards.
7.What is the process for return or replacement of R5F51406ADFK#30?
All R5F51406ADFK#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51406ADFK#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51406ADFK#30 part is unused and in its original packaging.
Return procedure for R5F51406ADFK#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51406ADFK#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

