Renesas R5F51406ADFN#30
- Part No.:
- R5F51406ADFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F51406ADFN#30.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:183
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51406ADFN#30 from Renesas is a 32-bit RXv2 core MCU operating at up to 48 MHz, featuring 256 KB on-chip flash, 64 KB SRAM, 8 KB data flash, integrated 12-bit A/D converter (18 channels), dual 8-bit D/A converters, CAN 2.0B module, and capacitive touch sensing unit supporting up to 36 self-capacitance keys - deployed in industrial HMI and sensor node control systems.
For engineers reviewing the R5F51406ADFN#30 datasheet, R5F51406ADFN#30 pinout, R5F51406ADFN#30 application, or R5F51406ADFN#30 equivalent, key selection criteria include its 80-pin LFQFP package with 5-V-tolerant I/O, software standby current of 0.25 µA, 6.2 µs wake-up time from standby, IEEE-754-compliant FPU, and IEC60730 safety support for Class B compliance.
Technical Context
The R5F51406ADFN#30 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions, delivering 204 CoreMark at 48 MHz. It integrates a dedicated low-speed oscillator for IWDT (15 kHz) and supports event-driven operation via ELC, enabling peripheral-to-peripheral linking without CPU intervention.
Its clock system includes HOCO (48 MHz ±1%), sub-clock (32.768 kHz), PLL (4–12 MHz input), and CAC for real-time clock accuracy monitoring. The S12ADE A/D converter achieves 0.67 µs conversion time at 48 MHz ADCLK, with double-trigger mode for motor control and analog input disconnection detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 204 CoreMark @ 48 MHz |
| Max Operating Frequency | 48 MHz system clock (ICLK), with PCLKB up to 32 MHz and FCLK up to 48 MHz |
| Memory | 256 KB flash (no-wait ≤32 MHz), 64 KB SRAM (no-wait), 8 KB data flash (1M erase/program cycles) |
| A/D Converter | 12-bit S12ADE with 17 external + 1 internal channel, 0.67 µs min conversion time, double-trigger mode |
| Communication | 1× CAN 2.0B (1 Mbps), 6× SCI (asynchronous/clock-sync/smart card), 1× RIIC (400 kbps), 1× RSPI (16 Mbps) |
| Power & Temp | 1.8–5.5 V supply; –40°C to +85°C operating range; 0.25 µA software standby current (typ.) |
| Package | 80-pin LFQFP (PLQP0080KB-B), 12 × 12 mm, 0.5 mm pitch, 5-V-tolerant I/O |
Pinout & Package
Package: 80-pin Low-Profile Quad Flat Package (LFQFP), PLQP0080KB-B, 12 × 12 mm body, 0.5 mm pitch, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: VCC supplies core/peripherals; VSS reference for all I/O and analog circuits |
| XTAL / EXTAL | Main crystal oscillator interface | Supports external crystal up to 20 MHz or direct clock input; enables precise timing for RTC and communication |
| RES# | Active-low reset input | Asynchronous hardware reset; initiates full system initialization including register and memory reset |
| MTIOC0A–MTIOC4D | MTU2 waveform I/O | 6-channel 16-bit timer outputs supporting complementary PWM, phase counting, and A/D trigger generation |
| RXD1/TXD1, RXD5/TXD5, etc. | SCI serial data I/O | Up to six independent asynchronous/clock-synchronous SCI channels with programmable baud rate and LSB/MSB transfer |
| CAN_TX / CAN_RX | CAN physical layer interface | Dedicated differential pair for ISO 11898-1 compliant CAN 2.0B communication at up to 1 Mbps |
| AD00–AD17 | Analog input channels | 17 external pins mapped to 12-bit S12ADE; each supports configurable sampling time and disconnection detection |
| DA0 / DA1 | Digital-to-analog outputs | Two independent 8-bit voltage-output DACs (0 V to AVCC0), usable for sensor biasing or analog waveform generation |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision 32-bit FPU enables deterministic math for motor control and sensor fusion without software emulation |
| Event Link Controller (ELC) | 48-event routing capability allows timer-triggered A/D conversion or CAN transmission without CPU wake-up or ISR overhead |
| Capacitive Touch Unit (CTSU2SL) | Supports 36-key self-capacitance configuration with automatic correction and judgment - eliminates external touch controller IC |
| IEC60730 Safety Support | Hardware-assisted RAM test (DOC), A/D self-diagnostic, clock accuracy monitoring (CAC), and IWDT disconnection detection |
| Low-power operation | Software standby mode draws only 0.25 µA (typ.) with LPT active; 6.2 µs wake-up time using HOCO 32 MHz clock source |
Applications
| Industrial HMI Panel | Smart Sensor Node |
|---|---|
|
Use Scenario: Touch-enabled local control panel for HVAC or PLC interface with real-time status display and parameter adjustment. IC Role / Device Role / Timing Role: Main controller executing UI logic, managing capacitive touch inputs, driving SPI-connected display, and communicating via CAN to field devices. Use Value: Integrated CTSU2SL eliminates external touch IC; 48 MHz RXv2 core ensures responsive UI rendering; CAN interface enables robust fieldbus integration. |
Use Scenario: Battery-powered environmental monitor collecting temperature, humidity, and analog gas sensor data for wireless edge reporting. IC Role / Device Role / Timing Role: System-on-chip sensor aggregator with ultra-low-power sleep, periodic wake-up via LPT, and A/D acquisition with disconnection detection. Use Value: 0.25 µA software standby extends battery life; 12-bit A/D with per-channel sampling control improves signal fidelity; built-in temperature sensor enables on-chip calibration. |
| Motor Control Gateway | IEC60730-Certified Appliance Controller |
|
Use Scenario: Small-appliance motor driver (e.g., vacuum, blower) requiring closed-loop speed control, fault monitoring, and user interface feedback. IC Role / Device Role / Timing Role: Real-time motor control unit generating complementary PWM via MTU2, sampling current/voltage via S12ADE, and triggering protection actions. Use Value: Double-trigger A/D mode captures synchronized current/voltage samples; 6.2 µs wake-up enables fast overcurrent response; FPU accelerates PID computation. |
Use Scenario: Safety-critical white-goods controller (e.g., washing machine main board) requiring Class B compliance per IEC60730-1. IC Role / Device Role / Timing Role: Primary safety-monitoring MCU performing runtime RAM test, clock accuracy validation, A/D diagnostic, and IWDT supervision. Use Value: Hardware DOC and CAC reduce software certification burden; dedicated IWDT oscillator ensures fail-safe timeout independent of system clock; documented diagnostic coverage meets Annex H requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51406BDFN#30 | Includes AESA encryption accelerator and RNGA; otherwise identical flash/SRAM/peripherals | Required for firmware signing, secure boot, or cryptographic key generation in connected devices | Select R5F51406BDFN#30 when hardware AES-128/256 or true random number generation is mandatory |
| R5F51405ADFN#30 | 128 KB flash / 32 KB SRAM / 8 KB data flash; same package, peripherals, and clock architecture | Suitable for cost-sensitive designs with reduced code footprint and less data logging requirement | Choose R5F51405ADFN#30 where memory headroom is sufficient and BOM cost optimization is prioritized |
Compared with R5F51406BDFN#30, the R5F51406ADFN#30 omits hardware crypto but retains identical real-time performance, low-power behavior, and peripheral set; versus R5F51405ADFN#30, it doubles flash and RAM capacity while maintaining pin compatibility and software scalability.
Availability
R5F51406ADFN#30 is available at Aetrix Electronics and suitable for industrial HMI panels, smart sensor nodes, motor control gateways, and IEC60730-certified appliance controllers requiring stable component supply across multi-year production cycles.
Supply support for R5F51406ADFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX140 Group targets cost-optimized, safety-aware embedded applications - combining high-efficiency RXv2 execution, rich analog integration, and IEC60730-ready diagnostics in compact packages.
FAQ
What is the maximum operating frequency and core type of the R5F51406ADFN#30?
The R5F51406ADFN#30 features a 32-bit RXv2 CPU core with a maximum operating frequency of 48 MHz, achieving 204 CoreMark performance. Its Harvard architecture includes a 5-stage pipeline and variable-length instruction set, enabling high code density and deterministic real-time execution critical for industrial control applications. The R5F51406ADFN#30 maintains this performance across its full 1.8–5.5 V supply range.
Does the R5F51406ADFN#30 support CAN communication, and what version is implemented?
Yes, the R5F51406ADFN#30 integrates a single-channel RSCAN module compliant with ISO 11898-1, supporting both standard (11-bit) and extended (29-bit) frame formats at up to 1 Mbps. It includes 16 mailboxes for flexible message filtering and prioritization, and operates independently of the CPU via ELC-triggered transmission. The R5F51406ADFN#30 does not require external transceivers for physical layer interfacing - only an external CAN transceiver is needed.
What are the memory resources available on the R5F51406ADFN#30?
The R5F51406ADFN#30 provides 256 KB of on-chip flash memory (with no-wait access up to 32 MHz), 64 KB of SRAM (no-wait access), and 8 KB of data flash rated for 1,000,000 program/erase cycles. Flash supports on-board programming at 1.8 V, and data flash enables background operation (BGO) for concurrent read/write. The R5F51406ADFN#30 uses these resources for firmware storage, real-time variables, and non-volatile parameter logging without external EEPROM.
How does the R5F51406ADFN#30 handle low-power operation, and what is its standby current?
The R5F51406ADFN#30 offers four low-power modes, including software standby with 0.25 µA typical current consumption at 25°C. In this mode, the low-power timer (LPT) remains active using the sub-clock or dedicated IWDT oscillator, enabling wake-up events without full system restart. Recovery time is 6.2 µs (typ.) when using the 32 MHz HOCO clock source. The R5F51406ADFN#30 achieves this efficiency while retaining SRAM retention and peripheral context.
Is the R5F51406ADFN#30 pin-compatible with other RX140 group MCUs in the same package?
Yes, the R5F51406ADFN#30 in the 80-pin LFQFP (PLQP0080KB-B) package shares identical pinout and electrical characteristics with other RX140 variants in that package, including R5F51405ADFN#30 and R5F51406BDFN#30. All share the same VCC/VSS distribution, I/O voltage tolerance (5 V), and peripheral pin mapping - enabling hardware reuse across memory- or feature-tiered designs. The R5F51406ADFN#30 requires no PCB changes when substituted within this package family.
R5F51406ADFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX140
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, Temp Sensor, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 18x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51406ADFN#30 FAQ
1.How can I place an order for R5F51406ADFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51406ADFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51406ADFN#30 reliable?
The price and inventory of R5F51406ADFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51406ADFN#30 is usually 5 days.
3.What payment methods are accepted for R5F51406ADFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51406ADFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51406ADFN#30?
R5F51406ADFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51406ADFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51406ADFN#30?
For technical support, including R5F51406ADFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51406ADFN#30 requirements.
6.How does Aetrix verify that R5F51406ADFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F51406ADFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51406ADFN#30 meets industry standards.
7.What is the process for return or replacement of R5F51406ADFN#30?
All R5F51406ADFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51406ADFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51406ADFN#30 part is unused and in its original packaging.
Return procedure for R5F51406ADFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51406ADFN#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

