My Inquiry
My Account
Renesas R5F51406AGFM#30
- Part No.:
- R5F51406AGFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51406AGFM#30.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:620
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51406AGFM#30 from Renesas is a 32-bit RXv2 core MCU operating at up to 48 MHz, featuring 256 KB flash, 64 KB SRAM, 8 KB data flash, on-chip FPU, and integrated CAN, 12-bit ADC (18 channels), dual 8-bit DAC, capacitive touch sensing (32 keys), and IEC60730 safety support - deployed in industrial HMI and motor control systems.
For engineers reviewing the R5F51406AGFM#30 datasheet, R5F51406AGFM#30 pinout, R5F51406AGFM#30 application, or R5F51406AGFM#30 equivalent, this page delivers verified package mapping (PLQP0064KB-C, 64-pin LFQFP, 10 × 10 mm, 0.5 mm pitch), confirmed peripheral counts (6 MTU channels, 2 SCIg + 2 SCIk + 1 SCIh + 1 RIIC + 1 RSPI + 1 RSCAN), real-time clock omission, and encryption module exclusion per datasheet Table 1.3.
Technical Context
The R5F51406AGFM#30 implements the RXv2 CISC Harvard architecture with 5-stage pipeline, 32-bit multiply-accumulate and IEEE-754-compliant FPU, and on-chip 48 MHz ±1% HOCO oscillator. It supports four low-power modes including software standby (0.25 µA typ.) with 6.2 µs wake-up using HOCO.
Its peripheral set includes ELC-driven event-triggered operation for MTU, SCI, and ADC - enabling CPU-sleep-linked timing and communication - and MPC-configurable I/O with 5-V tolerance on 2 pins, open-drain on 35 pins, and pull-up on all 53 GPIOs per Table 1.2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 48 MHz max, 204 CoreMark, 1-instruction/cycle execution |
| Memory | 256 KB flash (no-wait ≤32 MHz), 64 KB SRAM (no-wait), 8 KB data flash (1M erase cycles) |
| Analog Peripherals | 12-bit S12ADE ADC (18 ch, 0.67 µs conv.), dual 8-bit DAC (0–AVCC0), 2× CMPB, TEMPSA |
| Timers & Control | 6× MTU2a (16-bit, PWM/phase-count), 2× CMT (16-bit), 4× TMRa (8-bit), LPTa (16-bit) |
| Communication | 1× RSCAN (CAN 2.0B, 1 Mbps), 3× SCIg, 2× SCIk, 1× SCIh, 1× RIIC (400 kbps), 1× RSPI (16 Mbps) |
| Package & Environment | PLQP0064KB-C (64-pin LFQFP, 10 × 10 mm, 0.5 mm pitch), –40 to +105°C, 1.8–5.5 V supply |
| Safety & Security | IEC60730 self-test support (ADC, IWDT, CAC, RAM), no AESA/RNGA (encryption module excluded) |
Pinout & Package
Package: PLQP0064KB-C - 64-pin Low-Profile Quad Flat Package, 10 mm × 10 mm body, 0.5 mm lead pitch, exposed pad (thermal pad not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual VCC pins (Pins 1, 64) and 4 VSS pins (Pins 2, 3, 63, 62) ensure stable core/peripheral rail decoupling |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal (1–20 MHz) or clock input; enables precise system timing and PLL reference |
| XCIN / XCOUT | Sub-clock oscillator interface | 32.768 kHz crystal connection for RTC calendar mode - omitted in R5F51406AGFM#30 per Table 1.2 |
| RES# | Active-low reset input | Asynchronous hardware reset; initiates power-on reset sequence and clears internal state |
| MTIOC0A–MTIOC4D | MTU2a waveform I/O | 35 dedicated pins across 6 MTU channels enable complementary PWM, phase counting, and capture for motor control |
| SCIg/SCIk/SCIh signals (e.g., TXD1, RXD5, SCK12) | Serial interface transceivers | 19 total SCI pins support asynchronous, clock-sync, smart card, LIN, and I2C/SPI emulation modes |
| RSCAN_TX / RSCAN_RX | CAN physical layer interface | Dedicated differential pair (Pins 43, 44) compliant with ISO11898-1 for robust 1 Mbps automotive/industrial bus comms |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Direct hardware routing of 48 event sources (e.g., timer overflow, ADC completion) to peripherals without CPU intervention |
| Capacitive Touch Sensing Unit (CTSU2SL) | 32-key self-capacitance support (not 36) with automatic correction/judgment - validated for 64-pin packages per Table 1.2 |
| Low-Power Timer (LPTa) | 16-bit counter running during software standby mode using sub-clock or IWDT oscillator - enables ultra-low-power wake-up scheduling |
| Multi-function Pin Controller (MPC) | Per-pin function selection (GPIO, SCI, MTU, etc.) with configurable pull-up, open-drain, and 5-V-tolerant inputs on designated pins |
| IEC60730 Safety Assist | Hardware-accelerated RAM test (DOC), ADC self-diagnostic, analog disconnection detection, and IWDT clock monitoring |
Applications
| Industrial Motor Drive | Smart Home HMI Panel |
|---|---|
|
Use Scenario: Closed-loop BLDC motor control with Hall sensor feedback and thermal monitoring. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm via RXv2 core, generating synchronized PWM via MTU2a, sampling current/voltage via 12-bit ADC, and regulating speed via dual DAC. Use Value: 48 MHz CPU + 0.67 µs ADC conversion enables <10 µs control loop latency; 6 MTU channels support 3-phase gate drive with dead-time insertion. |
Use Scenario: Touch-enabled wall-mounted thermostat with display, environmental sensing, and wireless gateway interface. IC Role / Device Role / Timing Role: System host managing CTSU2SL touch keys, reading temperature sensor and ADC inputs, driving local UI, and communicating via SCI/RSPI to Wi-Fi/BLE module. Use Value: 32-key touch support eliminates mechanical buttons; 1.8–5.5 V operation allows direct battery or 3.3 V rail use; software standby mode extends battery life to >1 year. |
| Automotive Body Control Module | Industrial PLC I/O Subsystem |
|
Use Scenario: Door module controlling window lift, mirror adjustment, and interior lighting with CAN diagnostics. IC Role / Device Role / Timing Role: CAN node (RSCAN) receiving commands from central ECU, driving motors/LEDs via GPIO/MTU, and monitoring switches/sensors via ADC/CMPB. Use Value: ISO11898-1-compliant CAN interface ensures interoperability with vehicle networks; –40 to +105°C rating meets AEC-Q100 Grade 2 requirements. |
Use Scenario: DIN-rail mounted remote I/O terminal acquiring analog sensor data and executing logic control over fieldbus. IC Role / Device Role / Timing Role: Data acquisition engine sampling 12-bit ADC channels at 100 kSPS, performing CRC validation (CRC module), and transmitting via RSPI or SCI to master controller. Use Value: Dual 8-bit DAC outputs provide calibrated 0–10 V/4–20 mA actuator signals; ELC-triggered ADC scans eliminate CPU polling overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51406ADFM#30 | Same package and peripherals, but rated for –40 to +85°C and lacks encryption module (same as R5F51406AGFM#30) | Preferred for commercial-temperature industrial equipment where extended temp range is unnecessary | Select when ambient operating temperature remains ≤85°C and cost sensitivity outweighs thermal margin |
| R5F51405AGFM#30 | 128 KB flash / 32 KB SRAM / 8 KB data flash; identical package, temp range, and peripheral count except no RTC and reduced CTSU (32→12 keys) | Suitable for simpler control tasks with lower memory footprint and no calendar/timekeeping requirement | Choose when firmware size <128 KB and RTC/advanced touch features are unused - reduces BOM cost |
Compared with R5F51406AGFM#30, R5F51406ADFM#30 offers identical functionality at lower temperature grade, while R5F51405AGFM#30 trades flash/SRAM/CTSU capacity for cost reduction - neither provides pin-compatible encryption capability, as AESA/RNGA is absent in all three.
Availability
R5F51406AGFM#30 is available at Aetrix Electronics and suitable for industrial motor drives, smart home HMIs, automotive body controllers, and PLC I/O subsystems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F51406AGFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise markets.
The RX140 Group targets cost-sensitive, safety-aware embedded applications - delivering high-performance 32-bit processing, rich analog integration, and IEC60730 compliance in compact packages like PLQP0064KB-C.
FAQ
What is the maximum operating frequency and core type of the R5F51406AGFM#30?
The R5F51406AGFM#30 features a 32-bit RXv2 CPU core with a maximum operating frequency of 48 MHz, achieving 204 CoreMark performance. Its architecture includes a 5-stage pipeline, variable-length instructions, and IEEE-754-compliant single-precision FPU - all confirmed in the R01DS0379EJ0120 Rev.1.20 datasheet Section 1.1.
Does the R5F51406AGFM#30 include a real-time clock (RTC) module?
No, the R5F51406AGFM#30 does not include the RTCB module. Table 1.2 (Page 6) explicitly states "Realtime clock: Not supported" for 64-pin LFQFP variants like PLQP0064KB-C. This omission applies specifically to R5F51406AGFM#30 and related AGFM/ADFM parts - unlike 80-pin versions which retain RTC functionality.
What is the package type and pin count of the R5F51406AGFM#30?
The R5F51406AGFM#30 uses the PLQP0064KB-C package: a 64-pin Low-Profile Quad Flat Package measuring 10 mm × 10 mm with 0.5 mm lead pitch. This is confirmed in Table 1.3 (Page 7) and Figure 1.1 (Page 9) of the R01DS0379EJ0120 datasheet, where "FM" denotes LFQFP/64/0.50.
Does the R5F51406AGFM#30 support hardware encryption functions?
No, the R5F51406AGFM#30 excludes the AESA and RNGA modules. Table 1.3 (Page 7) lists "Encryption Module: Not supported" for all "A"-suffix parts (e.g., R5F51406AGFM#30), distinguishing them from "B"-suffix variants like R5F51406BGFM#30 which integrate AES-128/256 and true random number generation.
How many capacitive touch sensing channels does the R5F51406AGFM#30 support?
The R5F51406AGFM#30 supports up to 32 capacitive touch keys using the CTSU2SL unit in self-capacitance mode. Table 1.2 (Page 6) specifies "Capacitive touch sensing unit (CTSU2SL): 32 channels" for 64-pin LFQFP packages - fewer than the 36-channel capability of 80-pin variants but fully validated for this part number.
R5F51406AGFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX140
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, Temp Sensor, WDT
- Number of I/O:
- 53
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 15x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51406AGFM#30 FAQ
1.How can I place an order for R5F51406AGFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51406AGFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51406AGFM#30 reliable?
The price and inventory of R5F51406AGFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51406AGFM#30 is usually 5 days.
3.What payment methods are accepted for R5F51406AGFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51406AGFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51406AGFM#30?
R5F51406AGFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51406AGFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51406AGFM#30?
For technical support, including R5F51406AGFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51406AGFM#30 requirements.
6.How does Aetrix verify that R5F51406AGFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F51406AGFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51406AGFM#30 meets industry standards.
7.What is the process for return or replacement of R5F51406AGFM#30?
All R5F51406AGFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51406AGFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51406AGFM#30 part is unused and in its original packaging.
Return procedure for R5F51406AGFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51406AGFM#30 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
