Renesas R5F51406AGFN#30
- Part No.:
- R5F51406AGFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F51406AGFN#30.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:476
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51406AGFN#30 from Renesas is a 32-bit RXv2 core MCU operating at up to 48 MHz, featuring 256 KB flash, 64 KB SRAM, 8 KB data flash, on-chip FPU, and integrated CAN, 12-bit A/D (18 channels), dual 8-bit D/A, capacitive touch sensing (up to 36 keys), and IEC60730 safety support - deployed in industrial HMI and motor control systems.
For engineers reviewing the R5F51406AGFN#30 datasheet, R5F51406AGFN#30 pinout, R5F51406AGFN#30 application, or R5F51406AGFN#30 equivalent, key selection criteria include its −40°C to +105°C extended temperature rating, 80-pin LFQFP package with 69 GPIOs, hardware AES/RNG encryption option (not enabled in this variant), and real-time clock with calendar mode - all critical for rugged embedded designs requiring functional safety compliance.
Technical Context
The R5F51406AGFN#30 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions, delivering 204 CoreMark at 48 MHz. It integrates a dedicated low-power timer (LPT) running during software standby and supports event-driven operation via the Event Link Controller (ELC) to initiate peripheral actions without CPU wake-up.
Its clock system includes high-speed on-chip oscillator (48 MHz ±1%), PLL, sub-clock (32.768 kHz), and Clock Accuracy Measurement Circuit (CAC). The MCU supports four low-power modes, with software standby current as low as 0.25 µA (typ.) and recovery time of 6.2 µs using HOCO 32 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 204 CoreMark @ 48 MHz |
| Max Operating Frequency | 48 MHz - enables real-time motor control loop execution within sub-µs timing budgets |
| Memory | 256 KB flash (no-wait ≤32 MHz), 64 KB SRAM, 8 KB data flash (1M erase cycles) |
| Analog Peripherals | 12-bit S12ADE A/D converter (0.67 µs conversion, 18 channels), dual 8-bit D/A outputs |
| Communication | CAN 2.0B (1 Mbps), 6 SCI channels, 1 I²C (400 kbps), 1 RSPI (16 Mbps), 1 RIIC |
| Package & Temp | 80-pin LFQFP (PLQP0080KB-B, 12×12 mm, 0.5 mm pitch), −40°C to +105°C operation |
| Power Supply | Single 1.8 V to 5.5 V supply - simplifies power design across industrial voltage rails |
Pinout & Package
Package: 80-pin Low-Profile Quad Flat Package (LFQFP), PLQP0080KB-B, 12 mm × 12 mm, 0.5 mm pitch, exposed pad (thermal enhancement).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply and ground | Dual VCC pins (pins 1, 80) and multiple VSS (pins 2, 3, 78, 79) ensure stable core/peripheral rail decoupling |
| XTAL / EXTAL | Main crystal oscillator interface | Supports external 1–20 MHz crystal or clock source for precise system timing |
| XCIN / XCOUT | Sub-clock oscillator interface | Connects 32.768 kHz crystal for RTC calendar and low-power wake-up timing |
| RES# | Active-low reset input | Asynchronous hardware reset with internal pull-up; initiates full system initialization |
| MTIOC0A–MTIOC4D | MTU2 waveform I/O | 6-channel 16-bit multi-function timer pins supporting PWM, input capture, and complementary output for motor gate drive |
| SCIx TXD/RXD/SCK | Serial communication physical layer | Multiple SCI channels with configurable baud rate, clock sync, and LIN support enable robust fieldbus connectivity |
| CTSU0–CTSU35 | Capacitive touch sense inputs | Up to 36 dedicated CTSU pins (self-capacitance mode) for button/slider HMI without external components |
| RXDX12 / TXDX12 | SCIh extended serial interface | Enables SCIf protocol extension for LIN or custom serial protocols with frame synchronization |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware FPU accelerates sensor fusion and PID calculations without software overhead |
| IEC60730 Class B support | Integrated self-test functions for A/D, clock accuracy (CAC), IWDT, RAM, and analog disconnection detection meet safety certification requirements |
| Event Link Controller (ELC) | 48-event routing enables autonomous peripheral chaining (e.g., timer-triggered A/D conversion → DMA transfer → interrupt) while CPU sleeps |
| Low-power timer (LPT) | 16-bit LPT runs from sub-clock or IWDT oscillator during software standby, enabling periodic wake-up at µA-level power |
| Capacitive touch sensing (CTSU) | Hardware-accelerated CTSU2SL supports 36-key self-capacitance or 64-key mutual-capacitance matrix - eliminates external touch controller |
Applications
| Industrial Motor Drive Control | Smart Home Appliance HMI |
|---|---|
Use Scenario: Closed-loop control of BLDC/PMSM motors in HVAC blowers and pump systems with real-time torque/speed regulation. IC Role / Device Role / Timing Role: Primary motion controller executing FOC algorithms, managing gate drivers via complementary PWM, and sampling current/voltage via 12-bit A/D with 0.67 µs conversion. Use Value: Integrated MTU2 with phase-counting mode and double-trigger A/D enables precise rotor position tracking and synchronized current sampling without external logic. | Use Scenario: Touch-enabled user interface for refrigerators, ovens, and washing machines operating in humid, temperature-variable environments. IC Role / Device Role / Timing Role: Dedicated CTSU2SL touch controller with automatic correction/judgment, interfacing directly to stainless-steel or glass overlay panels. Use Value: Self-capacitance support for 36 keys eliminates external RC networks, while −40°C to +105°C rating ensures reliability across appliance thermal zones. |
| Automated Test Equipment (ATE) | Energy Monitoring Gateway |
Use Scenario: Portable calibration and signal generation unit requiring precise timing, analog stimulus, and isolated communications. IC Role / Device Role / Timing Role: System-on-chip controller handling waveform generation (via dual D/A), sensor acquisition (12-bit A/D + temperature sensor), and CAN/SCI fieldbus bridging. Use Value: On-chip 48 MHz oscillator ±1% accuracy and CAC circuit allow traceable clock calibration without external references. | Use Scenario: DIN-rail mounted gateway aggregating smart meter data over RS485 (SCI), storing logs in data flash, and reporting via CAN to building management systems. IC Role / Device Role / Timing Role: Data concentrator with dual-bus interface (SCI + CAN), secure firmware updates (AES/RNG optional), and RTC-backed timestamping. Use Value: 8 KB data flash rated for 1 million erase cycles enables reliable long-term logging; RTC calendar mode supports accurate energy billing intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51406ADFN#30 | Same package and peripherals, but rated for −40°C to +85°C; no extended temp grade | Suitable for commercial-grade industrial enclosures without thermal stress | Select when ambient temperature remains below +85°C and cost sensitivity outweighs extended temp margin |
| R5F51406BGFN#30 | Identical package and temp rating, but includes AESA and RNGA hardware encryption modules | Required for firmware signing, secure boot, or encrypted data storage in regulated environments | Choose when IEC62443 or UL 60730 Annex H security features are mandated |
Compared with R5F51406ADFN#30, the R5F51406AGFN#30 adds extended temperature operation critical for under-hood or outdoor deployments; versus R5F51406BGFN#30, it omits encryption hardware - reducing BOM cost where cryptographic functions are handled externally or not required.
Availability
R5F51406AGFN#30 is available at Aetrix Electronics and suitable for industrial motor drives, smart appliance HMIs, automated test equipment, and energy monitoring gateways requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F51406AGFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX140 Group targets cost-sensitive, safety-aware industrial and consumer applications - emphasizing low-power operation, functional safety (IEC60730), capacitive touch integration, and CAN connectivity in compact packages.
FAQ
What is the maximum operating frequency and core type of the R5F51406AGFN#30?
The R5F51406AGFN#30 features a 32-bit RXv2 CPU core with a maximum operating frequency of 48 MHz, achieving 204 CoreMark performance. Its Harvard architecture, 5-stage pipeline, and variable-length instruction set enable deterministic real-time execution. The R5F51406AGFN#30 uses on-chip high-speed oscillators (±1% accuracy) and PLL support to maintain timing integrity across voltage and temperature variations.
Does the R5F51406AGFN#30 include hardware encryption capabilities?
No, the R5F51406AGFN#30 does not include hardware encryption modules. Its part number suffix 'A' indicates absence of AESA and RNGA blocks. For applications requiring AES-128/256 or true random number generation, the R5F51406BGFN#30 (suffix 'B') is the functionally identical alternative with those accelerators enabled. The R5F51406AGFN#30 retains all other peripherals including CAN, CTSU, and IEC60730 diagnostic features.
What package type and pin count does the R5F51406AGFN#30 use?
The R5F51406AGFN#30 uses an 80-pin Low-Profile Quad Flat Package (LFQFP) designated PLQP0080KB-B, measuring 12 mm × 12 mm with 0.5 mm pitch and an exposed thermal pad. This package provides 69 general-purpose I/O pins, 4 5-V-tolerant inputs, and 47 open-drain outputs - optimized for industrial PCB layouts requiring noise immunity and thermal dissipation. The R5F51406AGFN#30 shares footprint compatibility only with other 80-pin RX140 variants like R5F51406ADFN#30.
What is the operating temperature range specified for the R5F51406AGFN#30?
According to Renesas documentation, the R5F51406AGFN#30 is rated for operation from −40°C to +105°C (G-grade). This extended temperature range supports deployment in demanding environments such as motor drive cabinets, outdoor energy meters, and under-hood automotive subsystems. The R5F51406AGFN#30 maintains full specification compliance - including 48 MHz operation, A/D conversion accuracy, and RTC functionality - across this entire range.
Which communication interfaces are supported by the R5F51406AGFN#30?
The R5F51406AGFN#30 supports CAN 2.0B (1 Mbps), six SCI channels (with LIN/SCIF extensions), one I²C bus interface (400 kbps, SMBus-compatible), one RSPI (16 Mbps), and one RIIC module. All interfaces are accessible via dedicated pins in its 80-pin LFQFP package. The R5F51406AGFN#30's ELC allows event-triggered transfers between these peripherals without CPU intervention - for example, linking MTU2 timer overflow to SCI transmission start.
R5F51406AGFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX140
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, Temp Sensor, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 18x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51406AGFN#30 FAQ
1.How can I place an order for R5F51406AGFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51406AGFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51406AGFN#30 reliable?
The price and inventory of R5F51406AGFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51406AGFN#30 is usually 5 days.
3.What payment methods are accepted for R5F51406AGFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51406AGFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51406AGFN#30?
R5F51406AGFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51406AGFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51406AGFN#30?
For technical support, including R5F51406AGFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51406AGFN#30 requirements.
6.How does Aetrix verify that R5F51406AGFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F51406AGFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51406AGFN#30 meets industry standards.
7.What is the process for return or replacement of R5F51406AGFN#30?
All R5F51406AGFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51406AGFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51406AGFN#30 part is unused and in its original packaging.
Return procedure for R5F51406AGFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51406AGFN#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

