Renesas R5F51406BDFK#30
- Part No.:
- R5F51406BDFK#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51406BDFK#30.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:540
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51406BDFK#30 from Renesas is a 32-bit RXv2 core MCU operating at up to 48 MHz, featuring 256 KB flash, 64 KB SRAM, 8 KB data flash, on-chip FPU, AES-128/256 hardware accelerator, and CAN 2.0B compliance. It supports capacitive touch sensing (up to 32 keys), 12-bit A/D with 15 channels, dual 8-bit D/A, RTC, and operates from 1.8–5.5 V across –40 to +85°C.
For engineers reviewing the R5F51406BDFK#30 datasheet, R5F51406BDFK#30 pinout, R5F51406BDFK#30 application, or R5F51406BDFK#30 equivalent, key selection criteria include encryption module inclusion (B-suffix), LQFP-64 package (14 × 14 mm, 0.8 mm pitch), 256 KB flash capacity, CAN interface availability, and IEC60730 self-test support for functional safety-critical designs.
Technical Context
The R5F51406BDFK#30 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions-enabling 204 CoreMark at 48 MHz. Its on-chip FPU complies with IEEE-754 single-precision, and the 32-bit divider completes in two clock cycles.
It integrates an event link controller (ELC) enabling interrupt-free inter-module triggering, a data transfer controller (DTC) supporting five transfer modes, and a multi-function timer unit (MTU2a) with six 16-bit channels for PWM, input capture, and phase counting-all synchronized to PCLKB up to 32 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 204 CoreMark @ 48 MHz |
| Max Operating Frequency | 48 MHz system clock (ICLK), with PCLKB up to 32 MHz for peripherals |
| Memory | 256 KB on-chip flash (no-wait ≤32 MHz), 64 KB SRAM, 8 KB data flash (1M erase cycles) |
| Analog Peripherals | 12-bit S12ADE A/D converter with 15 external channels, 0.67 µs conversion time @ 48 MHz ADCLK |
| Communication | 1× CAN 2.0B (1 Mbps), 3× SCIg, 2× SCIk, 1× SCIh, 1× RIIC (400 kbps), 1× RSPI (16 Mbps) |
| Security & Safety | AES-128/256 hardware accelerator (AESA), RNGA, IEC60730-compliant self-diagnostic functions |
| Package & Temp | LQFP-64 (PLQP0064GA-A), 14 × 14 mm, 0.8 mm pitch, –40 to +85°C operating range |
Pinout & Package
Package: PLQP0064GA-A - 64-pin LQFP, 14 × 14 mm body, 0.8 mm pitch, exposed pad not specified, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: VCC powers digital/analog logic; VSS is common reference for all I/O and analog blocks |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal (1–20 MHz) or clock input; enables precise timing for real-time control and communication |
| RES# | Active-low reset input | Asynchronous hardware reset with internal pull-up; initiates full system initialization including register and memory reset |
| MTIOC0A–MTIOC4D | MTU2a waveform I/O | Configurable PWM/complementary output or input capture pins-critical for motor control and encoder interfacing |
| SCIg/SCIk/SCIh pins (e.g., TXD1, RXD5, SCK12) | Serial interface signals | Multi-protocol UART/SPI/I²C-capable pins with ELC-triggered start/stop-reduces CPU load in protocol stacks |
| CAN_TX / CAN_RX | CAN bus physical layer interface | Dedicated differential pair supporting ISO 11898-1 at up to 1 Mbps; requires external transceiver for bus connection |
| AD00–AD14 | A/D converter inputs | 15-channel 12-bit analog input bank with per-channel sampling time control and disconnection detection |
| DA0 / DA1 | Digital-to-analog outputs | Two independent 8-bit voltage-output DACs (0–AVCC0), usable for sensor biasing or analog actuator control |
Key Features
| Feature | Design Value |
|---|---|
| On-chip AES-128/256 accelerator | Hardware encryption completes 128-bit key operations in 176 cycles-enables secure firmware updates without CPU overhead |
| Capacitive touch sensing (CTSU2SL) | Supports up to 32 self-capacitance keys on LQFP-64 variant-eliminates external touch controller in HMI applications |
| Event Link Controller (ELC) | Direct hardware routing of 48 event sources (e.g., timer overflow, ADC completion) to peripherals-enables ultra-low-latency response without CPU intervention |
| IEC60730-compliant diagnostics | Integrated RAM test assistance, A/D self-test, clock accuracy measurement (CAC), and IWDT disconnection detection-reduces certification effort for Class B appliances |
| Low-power timer (LPTa) | 16-bit timer running from sub-clock (32.768 kHz) during software standby mode-enables wake-up every 65.5 ms with 0.25 µA typical current draw |
Applications
| Home Appliance Control | Industrial Sensor Node |
|---|---|
Use Scenario: Microcontroller in washing machine main board managing motor drive, water level sensing, user interface, and safety monitoring. IC Role / Device Role / Timing Role: Central control unit executing real-time motor control loops, interpreting capacitive touch inputs, and validating sensor integrity via IEC60730 diagnostics. Use Value: Integrated CAN and AES enable secure communication with display modules and encrypted OTA updates; 0.25 µA standby current extends sleep-mode battery life in backup systems. | Use Scenario: Edge node collecting temperature, humidity, and vibration data in factory equipment, transmitting via CAN to PLC gateway. IC Role / Device Role / Timing Role: Data acquisition engine with 12-bit A/D (15 ch), temperature sensor, and CRC calculator-synchronizing sampling and checksum generation without CPU involvement. Use Value: ELC-triggered ADC conversions and DTC transfers reduce active CPU time by >40% versus polling-based designs, lowering average power consumption. |
| Smart Thermostat HMI | Motor Drive Interface Module |
Use Scenario: Embedded thermostat with capacitive touch buttons, ambient temperature sensing, and wireless co-processor interface. IC Role / Device Role / Timing Role: Touch controller and sensor hub-running CTSU2SL for 32-key overlay, TEMPSA for ambient reading, and SCIg for UART comms to Wi-Fi/BLE module. Use Value: On-chip touch engine eliminates external IC; 8-bit D/A outputs provide programmable reference voltages for analog sensor conditioning circuits. | Use Scenario: Compact BLDC motor driver board requiring PWM generation, current sensing, fault reporting, and CAN status feedback. IC Role / Device Role / Timing Role: Motion controller generating complementary PWM (MTU2a), capturing current sense ADC results, and signaling over CAN using RSCAN module. Use Value: MTU2a's reset-synchronous PWM mode ensures precise dead-time insertion; double-trigger A/D mode captures simultaneous phase currents for vector control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51405BDFK#30 | 128 KB flash, 32 KB SRAM, no RTC, no CAN module, same LQFP-64 package and encryption module | Suitable for cost-sensitive, non-networked control where CAN and calendar functions are unnecessary | Select when flash requirement is ≤128 KB and CAN/RTC are excluded from system architecture |
| R5F51406AGFK#30 | Same flash/SRAM/E2 capacity and peripherals, but rated for –40 to +105°C and G-suffix (high-temp grade) | Required for under-hood automotive or high-ambient industrial environments exceeding 85°C | Choose for extended temperature operation; otherwise identical functionality and pinout to R5F51406BDFK#30 |
Compared with R5F51406BDFK#30, R5F51405BDFK#30 reduces memory and peripheral count for simpler applications, while R5F51406AGFK#30 maintains full feature parity with enhanced thermal rating-making both viable alternatives depending on memory budget and ambient temperature requirements.
Availability
R5F51406BDFK#30 is available at Aetrix Electronics and suitable for home appliance control, industrial sensor nodes, smart thermostat HMIs, and motor drive interface modules requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F51406BDFK#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX140 Group targets cost-optimized, safety-aware embedded applications-delivering high-performance 32-bit MCUs with integrated security, low-power operation, and rich analog/motor control peripherals for appliance and industrial control.
FAQ
What is the maximum operating frequency and core type of the R5F51406BDFK#30?
The R5F51406BDFK#30 features a 32-bit RXv2 CPU core with a maximum operating frequency of 48 MHz. It achieves 204 CoreMark at this speed and includes a 5-stage pipeline, variable-length instruction set, and on-chip FPU compliant with IEEE-754 single-precision. The R5F51406BDFK#30 uses a CISC Harvard architecture optimized for deterministic real-time execution in resource-constrained environments.
Does the R5F51406BDFK#30 include hardware encryption capabilities?
Yes, the R5F51406BDFK#30 includes an Advanced Encryption Standard hardware accelerator (AESA) supporting AES-128 and AES-256 key lengths in ECB, CBC, and CTR modes. It performs 128-bit encryption in 176 cycles and 256-bit in 240 cycles, and is FIPS PUB 197 compliant. The R5F51406BDFK#30 also integrates a True Random Number Generator (RNGA) for cryptographic key generation.
What package type and pin count does the R5F51406BDFK#30 use?
The R5F51406BDFK#30 uses the PLQP0064GA-A package: a 64-pin LQFP with 14 × 14 mm body size and 0.8 mm pin pitch. This package is distinct from the 0.5 mm pitch LFQFP variants and supports all peripherals enabled in the 256 KB flash configuration-including CAN, full SCI complement, and CTSU2SL touch sensing-without pin multiplexing conflicts.
How many A/D converter channels does the R5F51406BDFK#30 support, and what is its conversion speed?
The R5F51406BDFK#30 integrates a 12-bit S12ADE A/D converter with 15 external input channels and one internal channel (temperature sensor). At maximum ADCLK of 48 MHz, it achieves a minimum conversion time of 0.67 µs per channel. Sampling time is configurable per channel, and it supports group scan, double-trigger mode, and analog input disconnection detection-features confirmed for the R5F51406BDFK#30 in Table 1.2 of the datasheet.
Is the R5F51406BDFK#30 CAN-compliant, and what version of the standard does it implement?
Yes, the R5F51406BDFK#30 includes a CAN module (RSCAN) compliant with ISO 11898-1:2015 for standard and extended frames at up to 1 Mbps. It provides 16 mailboxes, message filtering, and loopback self-test mode. This capability is present in all RX140 Group parts with 128 KB+ flash-including the R5F51406BDFK#30-as verified in Table 1.2 and Section 1.1 of the datasheet.
R5F51406BDFK#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX140
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- AES, Capacitive Touch, DMA, LVD, POR, PWM, Temp Sensor, TRNG, WDT
- Number of I/O:
- 53
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 15x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51406BDFK#30 FAQ
1.How can I place an order for R5F51406BDFK#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51406BDFK#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51406BDFK#30 reliable?
The price and inventory of R5F51406BDFK#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51406BDFK#30 is usually 5 days.
3.What payment methods are accepted for R5F51406BDFK#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51406BDFK#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51406BDFK#30?
R5F51406BDFK#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51406BDFK#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51406BDFK#30?
For technical support, including R5F51406BDFK#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51406BDFK#30 requirements.
6.How does Aetrix verify that R5F51406BDFK#30 is sourced from the original manufacturer or authorized distributors?
All R5F51406BDFK#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51406BDFK#30 meets industry standards.
7.What is the process for return or replacement of R5F51406BDFK#30?
All R5F51406BDFK#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51406BDFK#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51406BDFK#30 part is unused and in its original packaging.
Return procedure for R5F51406BDFK#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51406BDFK#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

