Renesas R5F51406BDFN#30
- Part No.:
- R5F51406BDFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F51406BDFN#30.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:446
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51406BDFN#30 from Renesas is a 32-bit RXv2 core MCU operating at up to 48 MHz, featuring 256 KB flash, 64 KB SRAM, 8 KB data flash, on-chip FPU, AES-128/256 hardware accelerator, and CAN 2.0B compliance. It supports capacitive touch sensing (up to 36 keys), 12-bit A/D conversion in 0.67 µs, and operates from 1.8–5.5 V across –40 to +85°C.
For engineers reviewing the R5F51406BDFN#30 datasheet, R5F51406BDFN#30 pinout, R5F51406BDFN#30 application, or R5F51406BDFN#30 equivalent, key selection criteria include integrated encryption for IEC60730-compliant industrial control, low-power software standby mode (0.25 µA), and 80-pin LFQFP package with 69 general-purpose I/Os including 5-V-tolerant and open-drain options.
Technical Context
The R5F51406BDFN#30 implements the RXv2 CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and ultra-compact code density. Its CPU delivers 204 CoreMark at 48 MHz and includes dedicated 32-bit multiplier, 32-bit divider (2-cycle), barrel shifter, and IEEE-754-compliant single-precision FPU.
Power management integrates four low-power modes, LPT with sub-clock operation during software standby, and fast wake-up (6.2 µs). Clocking combines HOCO (48 MHz ±1%), PLL, sub-clock (32.768 kHz), and IWDT-dedicated 15 kHz oscillator, with independent ICLK/PCLK/FCLK domains enabling precise peripheral clock scaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard with 5-stage pipeline, 204 CoreMark @ 48 MHz |
| Max Operating Frequency | 48 MHz with ±1% HOCO accuracy - enables deterministic real-time control loops |
| Memory | 256 KB flash (no-wait ≤32 MHz), 64 KB SRAM, 8 KB data flash (1M erase cycles) |
| Analog Peripherals | 12-bit S12ADE A/D converter (18 channels, 0.67 µs conversion), 2×8-bit D/A, 2×CMPB, TEMPSA |
| Communication | CAN 2.0B (1 Mbps), 6×SCI (async/sync/smart card), 1×RIIC (400 kbps), 1×RSPI (16 Mbps) |
| Security & Compliance | AESA (AES-128/256 ECB/CBC/CTR), RNGA, IEC60730 self-test support for A/D, clock, IWDT, RAM |
| Package & Environment | PLQP0080KB-B: 80-pin LFQFP, 12×12 mm, 0.5 mm pitch, –40 to +85°C |
Pinout & Package
Package: PLQP0080KB-B - 80-pin Low-Profile Quad Flat Package, 12 mm × 12 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domain: VCC powers digital/analog logic; VSS reference for all I/O and analog circuits |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal (1–20 MHz) or clock input - critical for high-accuracy timing and CAN synchronization |
| XCIN / XCOUT | Sub-clock oscillator interface | Connects 32.768 kHz crystal for RTC calendar mode and LPT operation during software standby |
| RES# | Active-low reset input | Asynchronous hardware reset with internal pull-up - initiates full system initialization sequence |
| NMI / IRQ0–IRQ7 | Interrupt request inputs | Eight configurable external interrupt pins plus NMI - enable responsive event-driven firmware design |
| MTIOC0A–MTIOC4D | MTU2 waveform I/O | 6-channel 16-bit timer outputs supporting complementary PWM, phase counting, and A/D trigger generation |
| SCI1/5/6/8/9/12 TXD/RXD | Serial communication I/O | 6 independent SCI channels with flexible baud rate generation - supports UART, LIN, smart card, and clock-sync protocols |
| SCL0 / SDA0 | I2C bus interface | Open-drain I2C master/slave interface compliant with SMBus - connects to sensors, EEPROMs, and PMICs |
| RSCAN_TX / RSCAN_RX | CAN physical layer interface | Differential CAN transceiver interface - requires external CAN driver (e.g., SN65HVD230) for bus connection |
| POE0#–POE3#, POE8# | Port output enable control | Hardware-gated MTU output enable signals - allows safe PWM shutdown without CPU intervention |
Key Features
| Feature | Design Value |
|---|---|
| On-chip AES accelerator | Hardware-accelerated AES-128/256 encryption in 176/240 cycles - enables secure firmware updates and data logging |
| Capacitive touch unit (CTSU2SL) | Self-capacitance support for up to 36 keys with automatic correction - eliminates external touch controller in HMI designs |
| Event Link Controller (ELC) | 48-event routing without CPU or interrupt overhead - enables synchronized peripheral operation during sleep modes |
| IEC60730 safety functions | Integrated self-test for A/D, clock accuracy (CAC), IWDT, and RAM - reduces certification effort for Class B appliances |
| Low-power software standby | 0.25 µA typical current with LPT running - extends battery life in always-on sensor nodes and remote controls |
Applications
| Industrial Motor Control | Smart Home Hub |
|---|---|
Use Scenario: Closed-loop BLDC motor control in HVAC blowers and pump drives requiring real-time torque regulation and fault detection. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing CAN-based command interface, and triggering A/D sampling for current/voltage feedback. Use Value: 48 MHz RXv2 core with 0.67 µs A/D conversion and MTU2 complementary PWM ensures <1 µs control loop latency and precise 16-bit phase current resolution. | Use Scenario: Central coordinator aggregating Zigbee/Z-Wave sensors, managing local lighting dimming, and enforcing security policies via encrypted OTA updates. IC Role / Device Role / Timing Role: Secure application processor handling BLE/Wi-Fi coexistence, capacitive touch UI, and AES-encrypted firmware validation before boot. Use Value: Integrated AES-256 and RNGA enable FIPS-compliant key generation and secure boot; CTSU2SL supports 36-key touch panel without external IC. |
| Medical Patient Monitor | Energy Metering Gateway |
Use Scenario: Portable vital sign monitor acquiring ECG, SpO₂, and temperature with battery-backed real-time clock and low-power data logging. IC Role / Device Role / Timing Role: Signal acquisition controller interfacing analog front-end, performing real-time filtering, and storing calibrated waveforms to data flash. Use Value: 12-bit A/D with internal temperature sensor and self-diagnostic function meets IEC60601-1 accuracy requirements; 8 KB data flash supports 1M write cycles for long-term trend storage. | Use Scenario: DIN-rail gateway collecting pulse outputs from 3-phase meters, computing kWh totals, and reporting via NB-IoT with tamper detection. IC Role / Device Role / Timing Role: Data concentrator with CAN interface to legacy meters, RSPI to NB-IoT modem, and RTC with leap-year calendar for billing timestamping. Use Value: RTCB with calendar count mode and alarm interrupt enables accurate monthly billing cycles; CAN module handles multi-drop meter polling at 500 kbps without host CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51406ADFN#30 | No AES or RNG hardware; identical package, memory, and peripheral set otherwise | Unsecured firmware updates and no cryptographic key generation capability | Select when IEC60730 Class B self-test suffices and encryption is handled externally or omitted |
| R5F51405BDFN#30 | 128 KB flash, 32 KB RAM, 8 KB data flash - reduced memory capacity only | Lower-cost variant for simpler control tasks with smaller code footprint and less data buffering | Select when application fits within 128 KB flash and does not require >32 KB runtime data buffers |
Compared with R5F51406ADFN#30, the R5F51406BDFN#30 adds hardware AES/RNG for secure boot and OTA, while R5F51405BDFN#30 trades memory capacity for cost reduction - both retain identical pinout, peripherals, and low-power behavior.
Availability
R5F51406BDFN#30 is available at Aetrix Electronics and suitable for industrial motor control, smart home hubs, medical patient monitors, and energy metering gateways requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F51406BDFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX140 Group targets cost-sensitive, safety-aware industrial and consumer applications requiring real-time performance, low-power operation, and integrated security - designed specifically for IEC60730-compliant appliances and edge-sensing nodes.
FAQ
What is the maximum operating frequency and core type of the R5F51406BDFN#30?
The R5F51406BDFN#30 features a 32-bit RXv2 CPU core with a maximum operating frequency of 48 MHz. It achieves 204 CoreMark at this speed and includes an IEEE-754-compliant single-precision FPU, 32-bit multiplier, and 2-cycle divider. The core uses CISC Harvard architecture with 5-stage pipeline and variable-length instructions for high code density and deterministic execution.
Does the R5F51406BDFN#30 support hardware encryption and what algorithms are implemented?
Yes, the R5F51406BDFN#30 includes the AESA (Advanced Encryption Standard Hardware Accelerator) supporting AES-128 and AES-256 in ECB, CBC, and CTR modes. It executes 128-bit encryption in 176 cycles and 256-bit in 240 cycles, compliant with FIPS PUB 197. It also integrates RNGA (True Random Number Generator) producing 32-bit random values with interrupt capability - both modules are enabled in the 'B' variant of the R5F51406BDFN#30.
What package type and pin count does the R5F51406BDFN#30 use?
The R5F51406BDFN#30 uses the PLQP0080KB-B package: an 80-pin Low-Profile Quad Flat Package measuring 12 mm × 12 mm with 0.5 mm lead pitch and an exposed thermal pad. This package supports 69 general-purpose I/O pins, including 5-V-tolerant and open-drain options, and is rated for operation from –40 to +85°C.
How many A/D converter channels and what conversion speed does the R5F51406BDFN#30 provide?
The R5F51406BDFN#30 integrates the S12ADE 12-bit A/D converter with 18 total channels (17 external + 1 internal temperature sensor input). At maximum ADCLK of 48 MHz, it achieves a minimum conversion time of 0.67 µs per channel. Sampling time is configurable per channel, and it supports scan modes, double-trigger for motor control, and self-diagnostic functions required for IEC60730 compliance.
Is CAN functionality available on the R5F51406BDFN#30 and what standard does it meet?
Yes, the R5F51406BDFN#30 includes the RSCAN CAN module supporting ISO 11898-1 (CAN 2.0B) at data rates up to 1 Mbps. It provides 16 mailboxes for message filtering and prioritization and operates independently via the Event Link Controller (ELC) to reduce CPU load. The module requires external CAN transceiver circuitry (e.g., SN65HVD230) for physical layer connection to the bus.
R5F51406BDFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX140
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- AES, Capacitive Touch, DMA, LVD, POR, PWM, Temp Sensor, TRNG, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 18x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51406BDFN#30 FAQ
1.How can I place an order for R5F51406BDFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51406BDFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51406BDFN#30 reliable?
The price and inventory of R5F51406BDFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51406BDFN#30 is usually 5 days.
3.What payment methods are accepted for R5F51406BDFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51406BDFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51406BDFN#30?
R5F51406BDFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51406BDFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51406BDFN#30?
For technical support, including R5F51406BDFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51406BDFN#30 requirements.
6.How does Aetrix verify that R5F51406BDFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F51406BDFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51406BDFN#30 meets industry standards.
7.What is the process for return or replacement of R5F51406BDFN#30?
All R5F51406BDFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51406BDFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51406BDFN#30 part is unused and in its original packaging.
Return procedure for R5F51406BDFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51406BDFN#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

