Renesas R5F52305ADFP#10
- Part No.:
- R5F52305ADFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F52305ADFP#10.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:495
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F52305ADFP#10 from Renesas is a 32-bit RXv2 core microcontroller operating at up to 54 MHz (88.56 DMIPS), featuring 128 KB on-chip flash, 32 KB SRAM, 8 KB data flash, 12-bit A/D converter (24 channels), and 12-bit D/A converter (2 channels). It integrates USB 2.0 full-speed host/function/OTG, CAN, SCI, I²C, RSPI, capacitive touch sensing (24 keys), RTC, FPU, TSIP-Lite encryption, and operates from 1.8–5.5 V across −40 to +85°C.
For engineers reviewing the R5F52305ADFP#10 datasheet, R5F52305ADFP#10 pinout, R5F52305ADFP#10 application, or R5F52305ADFP#10 equivalent, key selection criteria include its 100-pin LFQFP package, absence of SDHI and CAN modules (per Table 1.3), presence of USB and CTSU, and suitability for industrial HMI, sensor nodes, and secure embedded control where compact footprint and mixed-signal integration are critical.
Technical Context
The R5F52305ADFP#10 belongs to the RX230 Group and implements the RXv2 CPU core with IEEE 754-compliant 32-bit single-precision FPU, 32×32→64-bit multiplier, and 32-bit divider (2-cycle min). Its memory subsystem includes 128 KB flash (no-wait ≤32 MHz, wait states ≥32 MHz), 32 KB SRAM (no-wait at 54 MHz), and 8 KB data flash rated for 1M program/erase cycles with background operation support.
Peripheral integration centers on event-driven architecture: ELC enables interrupt-free inter-module triggering (e.g., timer → ADC start), while MPC allows flexible pin function assignment. Clocking supports main (1–20 MHz), sub (32.768 kHz), and on-chip oscillators, with PLL enabling 54 MHz system clock and 48 MHz USB clock - though USB functionality is confirmed active per datasheet Section 1.1 and Table 1.3.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard, 54 MHz max, 88.56 DMIPS, IEEE 754 FPU, MPU |
| Memory | 128 KB flash (programmable at 1.8 V), 32 KB SRAM, 8 KB data flash (1M cycles, BGO) |
| Analog Peripherals | 12-bit S12ADE ADC (24 ch, 0.83 µs conv.), 12-bit R12DAA DAC (2 ch, 0.4–AVCC0−0.5 V) |
| Communication | USB 2.0 FS host/function/OTG (12 Mbps), 7× SCI, 1× I²C, 1× RSPI, 1× SSI, no SDHI or CAN (Table 1.3) |
| Timers & Control | 6× TPU, 6× MTU2, 4× CMT, 1× LPT, IWDT with dedicated 15-kHz oscillator |
| Security & Sensing | TSIP-Lite AES-128/256 (GCM/CBC/ECB), true RNG, TEMPSA temperature sensor, CTSU (24-key self-cap) |
| Supply & Environment | 1.8–5.5 V operation, −40 to +85°C (D version), 100-pin LFQFP (PLQP0100KB-B, 14×14 mm, 0.5 mm pitch) |
Pinout & Package
Package: PLQP0100KB-B - 100-pin Low-Profile Quad Flat Package, 14 mm × 14 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual 1.8–5.5 V core/I/O supply rails; multiple VCC/VSS pairs ensure low-noise operation and decoupling |
| XTAL, EXTAL | Main clock oscillator interface | Connects to 1–20 MHz crystal; internal oscillator circuit supports stable startup and stop detection |
| OSCSEL | Oscillator selection control | Configures clock source: external crystal, external clock, or internal high-speed oscillator |
| RESET | Active-low reset input | Asynchronous hardware reset; triggers POR, LVD, and watchdog resets per reset vector table |
| USB_VBUS, USB_DP, USB_DM | USB transceiver interface | Full-speed USB 2.0 physical layer pins; VBUS sensing enables host/device role negotiation and BC1.2 charging |
| CTSU_Sx (S0–S23) | Capacitive touch sensing inputs | 24 dedicated pins for self-capacitance touch keys; internally routed to CTSU charge-transfer measurement circuit |
| ADxx (AN0–AN23) | Analog input channels | 24-channel 12-bit ADC inputs; each supports programmable sampling time and disconnection detection |
| DA0, DA1 | Digital-to-analog outputs | Two independent 12-bit voltage-output DACs; output range 0.4 V to AVCC0 − 0.5 V |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE 754-compliant 32-bit single-precision arithmetic enables real-time motor control and sensor fusion without software emulation overhead |
| Event Link Controller (ELC) | 61-event routing without CPU intervention allows deterministic peripheral chaining (e.g., timer-triggered ADC capture during sleep mode) |
| Capacitive Touch Sensing Unit (CTSU) | Self-capacitance mode supports 24 independent touch keys using only GPIO pins - no external RC network required |
| TSIP-Lite Encryption Engine | Hardware-accelerated AES-128/256 (GCM/CBC/ECB) with key protection and true RNG secures firmware updates and communication payloads |
| Low-power timer (LPT) | 16-bit counter running on sub-clock or IWDT oscillator enables wake-up from software standby mode at precise intervals without full system restart |
Applications
| Industrial HMI Panel | Secure Sensor Node |
|---|---|
Use Scenario: Standalone touch-enabled control panel for HVAC or lighting systems in factory environments. IC Role / Device Role / Timing Role: Main controller executing UI logic, reading capacitive buttons, driving local displays via SPI, and managing USB-based configuration updates. Use Value: Integrated CTSU eliminates external touch controller IC; USB OTG enables field technician reprogramming without JTAG debuggers. |
Use Scenario: Battery-powered environmental monitor collecting temperature, humidity, and air quality data for wireless transmission. IC Role / Device Role / Timing Role: System-on-chip sensor aggregator with on-board TEMPSA, ADC for analog sensors, and TSIP-Lite for encrypted BLE packet signing. Use Value: 32 KB SRAM and 128 KB flash support local data buffering and firmware-over-the-air (FOTA) staging; LPT enables ultra-low-power periodic wake-up. |
| USB Peripheral Device | Embedded Motor Controller |
Use Scenario: USB HID device such as programmable industrial keypad or diagnostic tool interfacing with PC-based SCADA software. IC Role / Device Role / Timing Role: USB device endpoint handling HID report descriptors, keyboard/mouse protocols, and vendor-specific commands over full-speed USB. Use Value: On-chip USB transceiver and PHY eliminate external USB PHY IC; BC1.2 support enables direct charging from USB ports during configuration. |
Use Scenario: Closed-loop BLDC motor driver with hall-effect feedback, current sensing, and PWM generation for small appliances. IC Role / Device Role / Timing Role: Real-time motion controller using MTU2/TPU for complementary PWM, ADC for current sampling, and FPU for Clarke/Park transforms. Use Value: 54 MHz CPU + FPU delivers <1 µs control loop latency; 24-channel ADC supports simultaneous phase current and bus voltage sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F52306ADFP#30 | 256 KB flash, 32 KB RAM, same package and peripherals; adds 8 KB data flash (R5F52305ADFP#10 has none per Table 1.3) | Supports larger firmware images and robust OTA update storage; suitable when bootloader + application size exceeds 128 KB | Select when firmware complexity requires >128 KB code space and data flash persistence is needed for parameter storage |
| R5F52315ADFP#30 | Same 128 KB flash, but RX231 Group: adds SDHI and CAN modules; otherwise identical clock, analog, and USB capabilities | Enables SD card logging and CAN bus integration in automotive diagnostics or industrial gateway designs | Choose if SD memory or ISO 11898-1 CAN communication is mandatory - R5F52305ADFP#10 lacks both per Table 1.3 |
Compared with R5F52305ADFP#10, R5F52306ADFP#30 offers double flash and data flash for field-upgradable firmware, while R5F52315ADFP#30 trades no SDHI/CAN for those exact interfaces - making R5F52305ADFP#10 optimal for cost-sensitive USB+touch HMI where those buses are unnecessary.
Availability
R5F52305ADFP#10 is available at Aetrix Electronics and suitable for industrial HMI panels, secure sensor nodes, USB peripheral devices, and embedded motor controllers requiring stable component supply, long-term lifecycle support, and RoHS-compliant 100-pin LFQFP packaging.
Supply support for R5F52305ADFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX230 Group - to which R5F52305ADFP#10 belongs - was designed for cost-optimized, low-power embedded control with rich analog integration, USB connectivity, and security features targeting HMI, appliance, and sensor-edge applications.
FAQ
What is the maximum operating frequency and core type of the R5F52305ADFP#10?
The R5F52305ADFP#10 features a 32-bit RXv2 CPU core with a maximum operating frequency of 54 MHz, delivering 88.56 DMIPS performance. It includes an IEEE 754-compliant single-precision floating-point unit, 32×32→64-bit hardware multiplier, and 32-bit divider with minimum 2-cycle execution. This core enables deterministic real-time control in applications such as motor drives and sensor fusion where computational throughput matters.
Does the R5F52305ADFP#10 include CAN or SD host interface functionality?
No, the R5F52305ADFP#10 does not include CAN or SD host interface (SDHI) modules. As confirmed in Table 1.3 of the R01DS0261EJ0120 datasheet, the RX230 Group part R5F52305ADFP#10 explicitly lists "Not available" for both CAN and SDHI columns. These peripherals are present only in selected RX231 Group variants like R5F52315ADFP#30 - making R5F52305ADFP#10 ideal for USB+touch applications where those interfaces are unnecessary.
What package type and pin count does the R5F52305ADFP#10 use?
The R5F52305ADFP#10 uses the PLQP0100KB-B package: a 100-pin Low-Profile Quad Flat Package with 14 mm × 14 mm body size, 0.5 mm lead pitch, and exposed thermal pad. This RoHS-compliant package supports fine-pitch PCB assembly and provides ample I/O for complex HMI and sensor interface designs while maintaining thermal performance under continuous 54 MHz operation.
How much flash, RAM, and data flash memory does the R5F52305ADFP#10 integrate?
The R5F52305ADFP#10 integrates 128 KB of on-chip flash memory for program code and constants, 32 KB of SRAM for runtime variables and stack, and - per Table 1.3 - no on-chip data flash (E2 DataFlash). Unlike higher variants (e.g., R5F52306ADFP#30), this part omits the 8 KB data flash block, meaning non-volatile parameter storage must be implemented externally or via flash wear-leveling techniques in the main 128 KB array.
Is USB functionality supported on the R5F52305ADFP#10, and what modes are available?
Yes, the R5F52305ADFP#10 fully supports USB 2.0 functionality via its integrated USBd module. It operates in full-speed (12 Mbps) and low-speed (1.5 Mbps) modes, supports host/function/OTG roles, isochronous transfers, and BC1.2 battery charging detection. The on-chip transceiver eliminates need for external PHY, and internal VCC_USB regulation allows operation without external USB power when VCC = 4.0–5.5 V - simplifying USB peripheral design.
R5F52305ADFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX230
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 54MHz
- Connectivity:
- EBI/EMI, I2C, IrDA, SCI, SPI, SSI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 83
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F52305ADFP#10 FAQ
1.How can I place an order for R5F52305ADFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F52305ADFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F52305ADFP#10 reliable?
The price and inventory of R5F52305ADFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F52305ADFP#10 is usually 5 days.
3.What payment methods are accepted for R5F52305ADFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F52305ADFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F52305ADFP#10?
R5F52305ADFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F52305ADFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F52305ADFP#10?
For technical support, including R5F52305ADFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F52305ADFP#10 requirements.
6.How does Aetrix verify that R5F52305ADFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F52305ADFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F52305ADFP#10 meets industry standards.
7.What is the process for return or replacement of R5F52305ADFP#10?
All R5F52305ADFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F52305ADFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F52305ADFP#10 part is unused and in its original packaging.
Return procedure for R5F52305ADFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F52305ADFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

