Renesas R5F52305AGFL#10
- Part No.:
- R5F52305AGFL#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F52305AGFL#10.pdf
- Description:
- IC MCU 32BIT 128MB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F52305AGFL#10 from Renesas is a 32-bit RXv2 microcontroller with 54 MHz max operating frequency, 128 KB on-chip flash memory, 32 KB SRAM, and integrated 12-bit A/D converter (24 channels), USB 2.0 full-speed host/function/OTG, CAN interface, and TSIP-Lite encryption engine. It operates across −40 to +105°C and targets industrial HMI, sensor gateway, and secure embedded control applications requiring real-time performance and functional safety support.
For engineers reviewing the R5F52305AGFL#10 datasheet, R5F52305AGFL#10 pinout, R5F52305AGFL#10 application, or R5F52305AGFL#10 equivalent, this page delivers verified technical context, package mapping to PLQP0048KB-B (48-pin LFQFP, 7 × 7 mm), confirmed peripheral set for G-version devices, and two validated alternative parts with documented functional and packaging differences.
Technical Context
The R5F52305AGFL#10 implements the RXv2 CPU core with IEEE 754-compliant 32-bit single-precision FPU, 88.56 DMIPS at 54 MHz, and memory protection unit (MPU). Its clock system includes main oscillator (1–20 MHz), sub-clock (32.768 kHz), PLL (4–12.5 MHz input), and USB-dedicated PLL supporting 48 MHz USB clock generation.
Peripheral integration includes one CAN channel compliant with ISO11898-1 (up to 1 Mbps), USB 2.0 OTG with BC1.2 battery charging support, 24-channel 12-bit S12ADE A/D converter (0.83 µs min conversion time), and TSIP-Lite with AES-128/256, GCM/CBC modes, and true random number generator - all enabled for IEC60730 Class B compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture with 5-stage pipeline, 88.56 DMIPS @ 54 MHz |
| Max Operating Frequency | 54 MHz system clock; supports 48 MHz USB clock via dedicated PLL |
| Memory | 128 KB flash (no-wait up to 32 MHz), 32 KB SRAM (no-wait @ 54 MHz), 8 KB data flash (1M erase/program cycles) |
| Analog Peripherals | 24-channel 12-bit A/D converter (0.83 µs conversion), 2-channel 12-bit D/A, 2-unit analog comparator (4 channels total) |
| Communication Interfaces | 1× CAN (ISO11898-1, 1 Mbps), 1× USB 2.0 OTG (full-speed/low-speed, BC1.2), 7× SCI, 1× I²C, 1× RSPI, 1× SSI, 1× SDHI |
| Security & Safety | TSIP-Lite with AES-128/256, GCM/CBC/ECB, true RNG, and built-in self-test functions for A/D, clock accuracy, IWDT, RAM |
| Operating Range | −40 to +105°C (G version); single 1.8–5.5 V supply with three low-power modes |
Pinout & Package
Package: PLQP0048KB-B - 48-pin Low-Profile Quad Flat Package, 7 × 7 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core and I/O supply pins; supports 1.8–5.5 V operation with internal voltage regulation |
| XTAL, EXTAL | Main clock oscillator terminals | Accept 1–20 MHz crystal or external clock source for system timing reference |
| CLKOUT | System clock output | Drives external test equipment or synchronizes auxiliary circuitry at ICLK frequency |
| USB_DP, USB_DM | USB differential data lines | Full-speed (12 Mbps) and low-speed (1.5 Mbps) signaling; integrated transceiver eliminates external PHY |
| TXD0, RXD0 | SCI0 asynchronous serial interface | UART communication channel with programmable baud rate, LSB/MSB-first, and bit modulation support |
| CTX0, CTY0–CTY3 | Capacitive touch sensing inputs | Support self-capacitance mode for up to 4 keys per CTSU unit; configurable digital filtering |
| AD00–AD23 | Analog input channels | 24 dedicated pins for 12-bit A/D conversion; sampling time individually programmable per channel |
| DA0, DA1 | Digital-to-analog outputs | 2-channel 12-bit voltage output (0.4 V to AVCC0 − 0.5 V); used for sensor calibration or analog waveform generation |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE 754-compliant 32-bit single-precision arithmetic enables deterministic real-time math for motor control or signal processing |
| Event Link Controller (ELC) | Direct hardware linking of 61 event sources eliminates CPU polling and interrupt latency for timer-triggered A/D conversions or PWM updates |
| TSIP-Lite encryption | Hardware-accelerated AES-128/256 with GCM mode provides authenticated encryption for firmware updates and secure communications |
| IEC60730 support | Integrated self-diagnostic functions for A/D, clock accuracy measurement (CAC), IWDT, and RAM reduce Class B certification effort |
| Low-power timer (LPT) | 16-bit counter running on sub-clock or IWDT oscillator during software standby enables wake-up at precise intervals without full MCU restart |
Applications
| Industrial HMI Panel | Secure Sensor Gateway |
|---|---|
Use Scenario: Touch-enabled local control panel in factory automation with real-time status display and alarm handling. IC Role / Device Role / Timing Role: Main controller executing UI logic, capacitive touch scanning (CTSU), and CAN bus communication with PLCs. Use Value: Integrated CTSU supports up to 24 keys without external IC; CAN interface ensures deterministic fieldbus connectivity at 1 Mbps. |
Use Scenario: Edge node aggregating temperature, humidity, and vibration sensor data before encrypted transmission to cloud. IC Role / Device Role / Timing Role: Secure data acquisition and preprocessing unit with TSIP-Lite encryption and 24-channel A/D sampling. Use Value: On-chip AES-GCM encrypts sensor payloads; 0.83 µs A/D conversion enables high-frequency sampling for FFT-based vibration analysis. |
| USB-C Battery Charger Controller | Smart Appliance Motor Control |
Use Scenario: USB PD-compatible wall charger implementing BC1.2 detection and dynamic power negotiation. IC Role / Device Role / Timing Role: USB host/function controller managing enumeration, descriptor exchange, and battery charging protocol state machine. Use Value: Integrated USB 2.0 OTG with BC1.2 support eliminates external charger IC; internal 48 MHz USB clock simplifies layout. |
Use Scenario: Variable-speed drive for HVAC blower using sensorless FOC with current sensing and PWM generation. IC Role / Device Role / Timing Role: Real-time motor controller leveraging FPU for Clarke/Park transforms and MTU2a for complementary PWM output. Use Value: RXv2 FPU delivers deterministic 88.56 DMIPS for fast-loop control; MTU2a's phase-counting mode supports encoder-less rotor position estimation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F52315AGFL#30 | Same 48-pin LFQFP package; 128 KB flash, 32 KB RAM, but adds SDHI interface and RTC | Required for SD card logging or calendar-based scheduling; not needed if USB/CAN-only connectivity suffices | Select when SD host or real-time clock functionality is mandatory; otherwise R5F52305AGFL#10 offers lower cost and identical core peripherals |
| R5F52306AGFL#30 | Same package and temperature grade; 256 KB flash, 32 KB RAM, same peripheral set as R5F52305AGFL#10 | Needed for larger firmware images or bootloader + application separation; no change to I/O or timing capabilities | Choose when firmware size exceeds 128 KB; pin-compatible upgrade path with no PCB modification required |
Compared with R5F52305AGFL#10, R5F52315AGFL#30 adds SDHI and RTC at identical footprint and cost premium, while R5F52306AGFL#30 doubles flash capacity with zero peripheral or timing trade-offs - both serve as direct functional extensions rather than drop-in replacements.
Availability
R5F52305AGFL#10 is available at Aetrix Electronics and suitable for industrial HMI, secure sensor gateways, and USB-C battery charger designs requiring stable component supply, extended temperature operation, and long-term lifecycle support.
Supply support for R5F52305AGFL#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX230 Group - including R5F52305AGFL#10 - is engineered for cost-sensitive industrial and consumer applications demanding real-time performance, security, and functional safety compliance without sacrificing code efficiency or peripheral richness.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F52305AGFL#10?
The R5F52305AGFL#10 features a 32-bit RXv2 CPU core with a maximum operating frequency of 54 MHz, delivering 88.56 DMIPS. It implements a CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and on-chip FPU compliant with IEEE 754 single-precision standard - all confirmed in Renesas document R01DS0261EJ0120.
Does the R5F52305AGFL#10 include USB and CAN interfaces, and what are their specifications?
Yes, the R5F52305AGFL#10 integrates one USB 2.0 host/function/OTG module supporting full-speed (12 Mbps) and low-speed (1.5 Mbps) operation with BC1.2 battery charging, and one CAN channel compliant with ISO11898-1 up to 1 Mbps - both explicitly listed in Table 1.2 and Section 1.1 of the official datasheet.
What is the flash and RAM capacity of the R5F52305AGFL#10, and is it suitable for IEC60730 Class B compliance?
The R5F52305AGFL#10 contains 128 KB of on-chip flash memory and 32 KB of SRAM. It includes dedicated IEC60730 support features such as self-diagnostic A/D, clock accuracy measurement (CAC), independent watchdog timer (IWDT), and RAM test assistance - all documented in the "Useful functions for IEC60730 compliance" section of the datasheet.
Which package type does the R5F52305AGFL#10 use, and what are its physical dimensions?
The R5F52305AGFL#10 uses the PLQP0048KB-B package: a 48-pin Low-Profile Quad Flat Package measuring 7 × 7 mm with 0.5 mm pitch and an exposed thermal pad. This is confirmed in Table 1.4 (G-version products) and the "Packages" section on page 5 of R01DS0261EJ0120.
Does the R5F52305AGFL#10 support hardware encryption, and what algorithms are implemented?
Yes, the R5F52305AGFL#10 includes TSIP-Lite - a hardware security module supporting AES-128 and AES-256 in ECB, CBC, GCM, CMAC, XTS, CTR, and GCTR modes, plus SHA-256 hash and true random number generation. These capabilities are specified in the "Encryption functions" section of the datasheet and enable secure firmware updates and data confidentiality.
R5F52305AGFL#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RX230
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 54MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, SSI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F52305AGFL#10 FAQ
1.How can I place an order for R5F52305AGFL#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F52305AGFL#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F52305AGFL#10 reliable?
The price and inventory of R5F52305AGFL#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F52305AGFL#10 is usually 5 days.
3.What payment methods are accepted for R5F52305AGFL#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F52305AGFL#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F52305AGFL#10?
R5F52305AGFL#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F52305AGFL#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F52305AGFL#10?
For technical support, including R5F52305AGFL#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F52305AGFL#10 requirements.
6.How does Aetrix verify that R5F52305AGFL#10 is sourced from the original manufacturer or authorized distributors?
All R5F52305AGFL#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F52305AGFL#10 meets industry standards.
7.What is the process for return or replacement of R5F52305AGFL#10?
All R5F52305AGFL#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F52305AGFL#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F52305AGFL#10 part is unused and in its original packaging.
Return procedure for R5F52305AGFL#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F52305AGFL#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

