Renesas R5F52305AGND#20
- Part No.:
- R5F52305AGND#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
R5F52305AGND#20.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:482
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F52305AGND#20 from Renesas is a 32-bit RXv2 microcontroller targeting industrial and consumer applications requiring integrated security, capacitive touch, and mixed-signal capability. It operates at up to 54 MHz, integrates 128 KB on-chip flash, 32 KB SRAM, 8 KB data flash, a 12-bit 24-channel ADC (0.83 µs conversion), two 12-bit DAC channels, and TSIP-Lite encryption with AES-128/256 support. Its 64-pin HWQFN package (9 × 9 mm, 0.5 mm pitch) supports CAN, USB 2.0 full-speed OTG, and RTC functionality.
For engineers reviewing the R5F52305AGND#20 datasheet, R5F52305AGND#20 pinout, R5F52305AGND#20 application, or R5F52305AGND#20 equivalent, key selection considerations include its −40 to +105°C operating range (G version), lack of SDHI and CAN modules per package-specific function mapping, presence of CTSU (24-channel self-capacitance), and compatibility with Renesas' E2 studio and CS+ development tools.
Technical Context
The R5F52305AGND#20 belongs to the RX230 Group and implements the RXv2 CPU core with IEEE 754-compliant single-precision FPU, 32-bit MAC, and hardware divider (2-cycle min). It supports little- or big-endian data arrangement and executes instructions at one per cycle at 54 MHz.
Its peripheral set includes DMAC (4 channels), DTC, ELC for event-driven operation without CPU wake-up, MPC for flexible pin assignment, and dual TPU/MTU2 timer units enabling PWM, input capture, and phase counting. Clocking uses main (1–20 MHz), sub (32.768 kHz), and on-chip oscillators with PLL for system (54 MHz) and USB (48 MHz) clocks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 54 MHz max, 88.56 DMIPS, IEEE 754 FPU, 32-bit MAC |
| Memory | 128 KB flash (1.8 V programmable), 32 KB SRAM (no wait states), 8 KB data flash (1M erase cycles) |
| Analog Peripherals | 12-bit S12ADE ADC (24 channels, 0.83 µs conversion), two 12-bit R12DAA DACs, TEMPSA temperature sensor |
| Security & Timing | TSIP-Lite with AES-128/256 (GCM/CBC/ECB), RTC with calendar mode, LPT running in software standby |
| Communication | USB 2.0 full-speed OTG (12 Mbps), 7× SCI, 1× I2C, 1× RSPI, 1× IrDA (SCI5), 1× SSI, no SDHI or CAN per package table |
| Package & Environment | PWQN0064KC-A: 64-pin HWQFN, 9 × 9 mm, 0.5 mm pitch, −40 to +105°C (G version) |
Pinout & Package
PWQN0064KC-A is a 64-pin heat-sink exposed pad HWQFN package (9 × 9 mm, 0.5 mm pitch) with wettable flank profile for automated optical inspection. Pin 1 is marked by a dot; thermal pad (EP) must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core I/O supply (1.8–5.5 V); multiple pins required for noise suppression and current distribution |
| XTAL, EXTAL | Main clock oscillator interface | Connects to 1–20 MHz crystal; internal oscillator circuit enables stable startup and frequency accuracy measurement |
| RTC_VCC, RTC_VSS | RTC backup power domain | Enables battery-backed real-time clock operation independent of main VCC |
| USB_VCC, USB_VSS | USB transceiver power | Internal USB regulator supplies VBUS sensing and PHY; allows operation without external VCC_USB when VCC = 4.0–5.5 V |
| CTSU_Sx (x=0–23) | Capacitive touch sensing input | Supports self-capacitance method; up to 24 keys on dedicated pins with built-in charge-transfer measurement |
| ADxx (x=0–23) | Analog input for S12ADE | 24-channel 12-bit ADC inputs with per-channel sampling time control and disconnection detection |
| DA0, DA1 | Digital-to-analog output | Two independent 12-bit DAC outputs (0.4 V to AVCC0 − 0.5 V), usable for analog waveform generation or reference voltage |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE 754-compliant 32-bit single-precision arithmetic enables deterministic real-time math for motor control or sensor fusion |
| Capacitive Touch Sensing Unit (CTSU) | 24-key self-capacitance support with built-in noise rejection and low-power scanning-no external components required |
| Event Link Controller (ELC) | Direct hardware linking of 61 event sources (e.g., timer overflow, GPIO edge) to peripherals eliminates CPU polling and reduces latency |
| TSIP-Lite Encryption Engine | AES-128/256 with GCM/CBC modes and true random number generator meets IEC 60730 Class B requirements for secure firmware updates |
| Low-power timer (LPT) | 16-bit counter running on sub-clock or IWDT oscillator during software standby enables precise wake-up intervals without full CPU activation |
Applications
| Industrial HMI Panels | Smart Appliance Controllers |
|---|---|
Use Scenario: Touch-enabled front-panel interface for HVAC systems or PLC operator terminals with ambient temperature compensation. IC Role / Device Role / Timing Role: MCU executing real-time control loop while managing CTSU-based touch buttons, ADC readings from NTC sensors, and USB-based configuration updates. Use Value: Integrated CTSU and 12-bit ADC eliminate external touch controller and signal-conditioning ICs; −40 to +105°C rating ensures reliability in enclosed enclosures. |
Use Scenario: Main controller in washing machines or dishwashers handling motor drive timing, water-level sensing, and user interface feedback. IC Role / Device Role / Timing Role: Central timing and signal processing unit coordinating PWM motor control, ADC-based current sensing, and DAC-driven audio alerts. Use Value: On-chip 54 MHz RXv2 core with FPU accelerates PID calculations; TSIP-Lite secures OTA firmware patches against tampering. |
| Medical Diagnostic Devices | Building Automation Sensors |
Use Scenario: Portable blood glucose meters or handheld pulse oximeters requiring secure data logging and analog signal acquisition. IC Role / Device Role / Timing Role: Data acquisition and cryptographic engine performing ADC sampling, temperature correction, and AES-encrypted storage to data flash. Use Value: 8 KB data flash rated for 1 million program/erase cycles enables long-term patient history storage; RTC with calendar mode timestamps measurements accurately. |
Use Scenario: Wireless occupancy or environmental sensors deployed in HVAC ducts or ceiling-mounted fixtures. IC Role / Device Role / Timing Role: Low-power system controller managing periodic temperature/humidity sampling, BLE interface (via UART), and wake-on-motion detection. Use Value: Software standby mode with LPT wake-up achieves multi-year battery life; 5-V-tolerant I/O simplifies interfacing with legacy 5 V sensor bridges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F52306AGND#U0 | 256 KB flash, 32 KB RAM, same package and peripheral set; adds 128 KB more code space | Suitable where firmware complexity exceeds 128 KB or future-proofing is required | Select R5F52306AGND#U0 if bootloader, OTA stack, or GUI assets demand >128 KB flash |
| R5F52315AGFL#30 | 48-pin LFQFP (7 × 7 mm), 128 KB flash, 32 KB RAM, same G-temp grade but lacks CTSU and reduces ADC channels to 8 | Better suited for space-constrained designs where touch is not needed and cost-per-pin is critical | Choose R5F52315AGFL#30 only when footprint reduction outweighs loss of CTSU and ADC channel count |
Compared with R5F52305AGND#20, R5F52306AGND#U0 offers scalable flash capacity without changing layout or firmware architecture, while R5F52315AGFL#30 trades CTSU and ADC resources for smaller size-neither is pin-compatible, but both share identical peripheral register maps and toolchain support.
Availability
R5F52305AGND#20 is available at Aetrix Electronics and suitable for industrial HMI panels, smart appliance controllers, medical diagnostic devices, and building automation sensors requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F52305AGND#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX230 Group, including R5F52305AGND#20, was designed for cost-sensitive industrial and consumer applications demanding robust security, capacitive touch, and high-precision analog integration in compact packages.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F52305AGND#20?
The R5F52305AGND#20 features a 32-bit RXv2 CPU core with a maximum operating frequency of 54 MHz, delivering 88.56 DMIPS. It includes an IEEE 754-compliant single-precision floating-point unit, 32-bit multiply-accumulate instructions, and a hardware divider with minimum 2-cycle execution. The core uses CISC Harvard architecture with a 5-stage pipeline and variable-length instructions for ultra-compact code density.
Does the R5F52305AGND#20 support CAN or SD host interface functionality?
No, the R5F52305AGND#20 does not support CAN or SD host interface (SDHI) functionality. According to Table 1.2 of the official datasheet (R01DS0261EJ0120), these modules are explicitly excluded from the RX230 Group in all package variants-including the PWQN0064KC-A used by R5F52305AGND#20. Only RX231 Group parts in 100-pin packages include CAN and SDHI.
What is the operating temperature range and package type of the R5F52305AGND#20?
The R5F52305AGND#20 is a G-version device rated for −40 to +105°C operation and housed in a PWQN0064KC-A package: a 64-pin HWQFN measuring 9 × 9 mm with 0.5 mm pitch and an exposed thermal pad. This package supports automated optical inspection via wettable flanks and requires soldering the EP pad to PCB ground for thermal management.
How many capacitive touch channels does the R5F52305AGND#20 support, and what method is used?
The R5F52305AGND#20 integrates a Capacitive Touch Sensing Unit (CTSU) supporting up to 24 keys using the self-capacitance method. Each key maps to a dedicated CTSU_Sx pin (x = 0–23), with built-in charge-transfer measurement, noise cancellation, and low-power scanning-requiring no external RC components or dedicated touch controller IC.
What encryption capabilities does the R5F52305AGND#20 provide through TSIP-Lite?
The R5F52305AGND#20 includes TSIP-Lite, Renesas' Trusted Secure IP module, supporting AES-128 and AES-256 encryption in ECB, CBC, GCM, CMAC, XTS, CTR, and GCTR modes. It also provides a true random number generator and secure key management to prevent unauthorized access-enabling compliance with IEC 60730 Class B safety requirements for secure firmware updates and data protection.
R5F52305AGND#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-WFQFN Exposed Pad
- Series:
- RX230
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 54MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, SSI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 12x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F52305AGND#20 FAQ
1.How can I place an order for R5F52305AGND#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F52305AGND#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F52305AGND#20 reliable?
The price and inventory of R5F52305AGND#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F52305AGND#20 is usually 5 days.
3.What payment methods are accepted for R5F52305AGND#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F52305AGND#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F52305AGND#20?
R5F52305AGND#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F52305AGND#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F52305AGND#20?
For technical support, including R5F52305AGND#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F52305AGND#20 requirements.
6.How does Aetrix verify that R5F52305AGND#20 is sourced from the original manufacturer or authorized distributors?
All R5F52305AGND#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F52305AGND#20 meets industry standards.
7.What is the process for return or replacement of R5F52305AGND#20?
All R5F52305AGND#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F52305AGND#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F52305AGND#20 part is unused and in its original packaging.
Return procedure for R5F52305AGND#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F52305AGND#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

