Renesas R5F52317ADND#20
- Part No.:
- R5F52317ADND#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
R5F52317ADND#20.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 64HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:520
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F52317ADND#20 from Renesas is a 32-bit RXv2 microcontroller with 384 KB on-chip flash, 32 KB SRAM, and 8 KB data flash, operating at up to 54 MHz (88.56 DMIPS). It integrates a single-precision IEEE 754 FPU, 12-bit 24-channel A/D converter (0.83 µs conversion), 2-channel 12-bit D/A, USB 2.0 full-speed host/function/OTG, CAN 2.0B, and capacitive touch sensing unit-targeted for industrial HMI and embedded control applications requiring real-time performance and mixed-signal integration.
For engineers reviewing the R5F52317ADND#20 datasheet, R5F52317ADND#20 pinout, R5F52317ADND#20 application, or R5F52317ADND#20 equivalent, this MCU delivers deterministic real-time execution, IEC60730-compliant self-test features, low-power operation down to 1.8 V, and hardware encryption via TSIP-Lite AES-128/256-making it suitable for safety-aware consumer appliances, motor control interfaces, and battery-backed industrial sensors.
Technical Context
The R5F52317ADND#20 implements the RXv2 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions-enabling ultra-compact code and fast interrupt response. Its clock system supports independent domain control: ICLK at 54 MHz for CPU/system, PCLKA at 54 MHz for MTU2a, PCLKD at 54 MHz for A/D, and PCLKB at 32 MHz for most peripherals.
It features dual timer subsystems: six-channel MTU2a and six-channel TPU for complementary PWM, phase counting, and event-triggered A/D conversion; plus ELC for interrupt-free inter-module coordination during sleep modes. The device includes dedicated low-power timer (LPT) and RTC with battery backup support, enabling timekeeping in software standby mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 54 MHz max, 88.56 DMIPS, IEEE 754 FPU, MPU, 167-interrupt vector table |
| Memory | 384 KB flash (no-wait ≤32 MHz), 32 KB SRAM (no-wait @54 MHz), 8 KB data flash (1M erase cycles) |
| Analog Peripherals | 12-bit S12ADE A/D (24 channels, 0.83 µs min conversion), 2×12-bit R12DAA D/A, 2×CMPBa comparators, TEMPSA sensor |
| Communication | USB 2.0 FS host/function/OTG (12 Mbps), CAN 2.0B (1 Mbps), 6×SCI, 1×RIIC, 1×RSPI, 1×SSI, 1×SDHI (4-bit SD bus) |
| Timers & Control | 6×MTU2a + 6×TPU channels, 4×CMT, 1×LPT, RTC with calendar mode, ELC for event-driven module linking |
| Security & Safety | TSIP-Lite AES-128/256 (GCM/CBC/ECB), CRC calculator, IEC60730 self-test functions for A/D, IWDT, clock accuracy |
| Power & Environment | 1.8–5.5 V supply, −40 to +85°C (D version), three low-power modes, 5-V-tolerant I/O, 100% 5.5 × 5.5 mm TFLGA-compatible footprint |
Pinout & Package
Packaged in a 100-pin TFLGA (PTLG0100KA-A), 5.5 × 5.5 mm, 0.5 mm pitch, with 79 general-purpose I/O pins (including 58 open-drain, 8 5-V tolerant), and dedicated function pins for USB, CAN, SDHI, and CTSU.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core & I/O power supply | Separate 1.8–5.5 V domains; decoupling required per Renesas layout guidelines |
| XTAL, EXTAL | Main clock oscillator interface | Supports 1–20 MHz crystal; enables high-accuracy system timing and PLL input |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 physical layer | Full-speed transceiver with internal regulator; VBUS sensing and BC1.2 charging detection |
| TXD0/RXD0, TXD1/RXD1 | SCI0/SCI1 serial interface | Asynchronous/clock-synchronous modes; bit-rate modulation for noise immunity |
| CTX0–CTX23 | Capacitive touch sensing inputs | Self-capacitance mode: 24-key single-pin configuration; mutual mode: up to 144-key matrix |
| AD00–AD23 | Analog input channels | 12-bit resolution; individual sampling time programmable per channel; disconnection detection enabled |
| DA0, DA1 | Digital-to-analog outputs | 12-bit resolution; output range 0.4 V to AVCC0 − 0.5 V; usable for analog biasing or waveform generation |
| CANH, CANL | CAN bus differential pair | ISO 11898-1 compliant; 1 Mbps data rate; integrated termination resistors optional via external configuration |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE 754 single-precision hardware acceleration enables real-time math for motor control and sensor fusion without software emulation overhead |
| Background operation (BGO) | Data flash programming/erasing proceeds concurrently with CPU execution-critical for firmware updates without system interruption |
| Event Link Controller (ELC) | 61 event sources trigger peripheral actions (e.g., timer start, A/D conversion) without CPU intervention or interrupt latency |
| IEC60730 compliance support | Integrated RAM test assistance, A/D self-diagnostic, clock accuracy measurement (CAC), and IWDT disconnection detection meet Class B requirements |
| Capacitive touch sensing unit (CTSU) | Hardware-accelerated touch scanning with noise rejection; supports both self- and mutual-capacitance configurations for flexible HMI design |
| USB-dedicated PLL | Independent 48 MHz USB clock generation from 4/6/8/12 MHz reference-ensures precise timing without affecting system clock stability |
Applications
| Industrial Motor Control Interface | Smart Appliance HMI Panel |
|---|---|
Use Scenario: Real-time closed-loop control of BLDC/PMSM motors with current/voltage feedback and thermal monitoring. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM generation via MTU2a/TPU, and sampling analog signals via S12ADE with sub-microsecond timing. Use Value: Integrated FPU and deterministic 54 MHz execution eliminate need for external DSP; CTSU enables front-panel touch buttons with minimal BOM cost. |
Use Scenario: Touch-enabled user interface for refrigerators, washing machines, or HVAC systems with local display and connectivity. IC Role / Device Role / Timing Role: System-on-chip managing capacitive touch (CTSU), LCD backlight control (PWM), USB firmware updates, and CAN bus communication to main controller. Use Value: Single-chip solution reduces PCB area and eliminates external touch controller; TSIP-Lite secures firmware update process against tampering. |
| Industrial Data Logger | USB-Capable Field Sensor Node |
Use Scenario: Battery-powered environmental monitor logging temperature, humidity, and vibration over extended periods. IC Role / Device Role / Timing Role: Low-power coordinator using LPT and RTC for scheduled wake-up, S12ADE for analog sensor acquisition, and SDHI for local storage. Use Value: Software standby mode with LPT active draws <1 µA; 8 KB data flash enables robust parameter storage without external EEPROM. |
Use Scenario: Portable diagnostic tool connecting to PC via USB for firmware upload, calibration, and real-time debug streaming. IC Role / Device Role / Timing Role: USB device endpoint with CDC/DFU class support; uses USBd module for enumeration, bulk transfers, and BC1.2 charger detection. Use Value: On-chip USB transceiver and dedicated PLL eliminate external PHY; internal VCC_USB regulator allows direct USB bus powering (4.0–5.5 V). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F52317BDND#U0 | Same package and pinout; adds CAN interface and SDHI support | Required for designs needing fieldbus connectivity or SD card logging | Select when CAN or SDHI functionality is mandatory; otherwise R5F52317ADND#20 offers lower cost and identical core/peripheral set |
| R5F52316ADND#U0 | 256 KB flash, 32 KB SRAM, no data flash; same 64-pin HWQFN package | Suitable for cost-sensitive applications with smaller firmware footprint and no background reprogramming needs | Choose for simpler control tasks where 384 KB flash and 8 KB data flash are unnecessary; retains full peripheral compatibility except data flash and CTSU channel count |
Compared with R5F52317BDND#U0, R5F52317ADND#20 omits CAN and SDHI but maintains identical CPU, memory, analog, and USB capabilities-reducing BOM cost and simplifying layout. Against R5F52316ADND#U0, it adds 128 KB flash and 8 KB data flash with BGO, enabling larger firmware and safe over-the-air updates.
Availability
R5F52317ADND#20 is available at Aetrix Electronics and suitable for industrial motor drives, smart appliance HMIs, battery-powered data loggers, and USB-connected field sensors requiring stable component supply across multi-year production cycles.
Supply support for R5F52317ADND#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX231 Group-including R5F52317ADND#20-is designed for high-integration embedded control applications demanding real-time responsiveness, functional safety support, and rich analog/mixed-signal capability in compact packages.
FAQ
What is the maximum operating frequency and core type of the R5F52317ADND#20?
The R5F52317ADND#20 operates at a maximum frequency of 54 MHz using the 32-bit RXv2 CPU core. This core delivers 88.56 DMIPS performance, incorporates a single-precision IEEE 754 floating-point unit, and supports variable-length instructions for compact code density. Its 5-stage pipeline and fast interrupt response make it suitable for deterministic real-time applications.
Does the R5F52317ADND#20 support USB device functionality, and what speed modes are available?
Yes, the R5F52317ADND#20 integrates a USB 2.0 host/function/OTG module supporting full-speed (12 Mbps) and low-speed (1.5 Mbps) operation. It includes an on-chip transceiver, internal VCC_USB regulator (enabling bus-powered operation when VCC = 4.0–5.5 V), BC1.2 battery charging detection, and isochronous transfer support-making it ideal for USB-connected diagnostics and firmware updates.
What analog peripherals are included in the R5F52317ADND#20, and what are their key specifications?
The R5F52317ADND#20 includes a 12-bit S12ADE A/D converter with 24 input channels and 0.83 µs minimum conversion time at 54 MHz ADCLK, two 12-bit R12DAA D/A channels with 0.4 V to AVCC0−0.5 V output range, two CMPBa analog comparators, and a TEMPSA temperature sensor. All analog modules support self-diagnostic and disconnection detection per IEC60730 requirements.
Is the R5F52317ADND#20 compatible with the Renesas E2 studio IDE and debugging tools?
Yes, the R5F52317ADND#20 is fully supported by Renesas e2 studio IDE, CS+ development environment, and the E2 Lite debugger. It includes on-chip FINE debugging interface and memory protection unit (MPU), enabling real-time trace, flash programming, and secure debug access-streamlining development for industrial and safety-critical applications.
What package type and pin count does the R5F52317ADND#20 use, and is it pin-compatible with other RX231 devices?
The R5F52317ADND#20 uses a 100-pin TFLGA (PTLG0100KA-A) package, 5.5 × 5.5 mm, 0.5 mm pitch. It is pin-compatible with other RX231 Group devices in the same package variant (e.g., R5F52318ADLA#20), sharing identical pin mapping for power, clocks, USB, CAN, and peripheral interfaces-allowing scalable migration within the family based on memory and feature requirements.
R5F52317ADND#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-WFQFN Exposed Pad
- Series:
- RX231
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 54MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, SSI, USB OTG
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 12x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F52317ADND#20 FAQ
1.How can I place an order for R5F52317ADND#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F52317ADND#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F52317ADND#20 reliable?
The price and inventory of R5F52317ADND#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F52317ADND#20 is usually 5 days.
3.What payment methods are accepted for R5F52317ADND#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F52317ADND#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F52317ADND#20?
R5F52317ADND#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F52317ADND#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F52317ADND#20?
For technical support, including R5F52317ADND#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F52317ADND#20 requirements.
6.How does Aetrix verify that R5F52317ADND#20 is sourced from the original manufacturer or authorized distributors?
All R5F52317ADND#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F52317ADND#20 meets industry standards.
7.What is the process for return or replacement of R5F52317ADND#20?
All R5F52317ADND#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F52317ADND#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F52317ADND#20 part is unused and in its original packaging.
Return procedure for R5F52317ADND#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F52317ADND#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

