Renesas R5F52317BDFM#10
- Part No.:
- R5F52317BDFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F52317BDFM#10.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F52317BDFM#10 from Renesas is a 32-bit RXv2 microcontroller with 384 KB on-chip flash, 32 KB SRAM, and 8 KB data flash, operating at up to 54 MHz (88.56 DMIPS) with integrated FPU, 24-channel 12-bit ADC, dual 12-bit DAC, USB 2.0 full-speed host/function/OTG, CAN, capacitive touch sensing (24 keys), and TSIP-Lite encryption. It targets industrial HMI, smart sensor nodes, and embedded control requiring real-time performance, secure firmware, and mixed-signal integration.
For engineers reviewing the R5F52317BDFM#10 datasheet, R5F52317BDFM#10 pinout, R5F52317BDFM#10 application, or R5F52317BDFM#10 equivalent, key selection considerations include its 64-pin LFQFP package, −40 to +85°C temperature grade, CAN + USB dual-protocol support, 54 MHz system clock with 48 MHz USB clock, and hardware-accelerated AES-128/256 via TSIP-Lite.
Technical Context
The R5F52317BDFM#10 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions, delivering 88.56 DMIPS at 54 MHz while supporting IEEE 754-compliant single-precision FPU and DSP instructions including 32-bit MAC. Its memory subsystem includes 384 KB flash (no wait states ≤32 MHz), 32 KB SRAM, and 8 KB data flash rated for 1M program/erase cycles with background operation (BGO).
Peripheral integration centers on event-driven operation: the Event Link Controller (ELC) enables 61 event sources-including TPU/MTU timers, ADC triggers, and external pins-to initiate module actions without CPU intervention, while low-power modes (sleep, deep sleep, software standby) and dedicated low-speed oscillators sustain RTC and LPT operation during standby.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 88.56 DMIPS @ 54 MHz |
| Max Operating Frequency | 54 MHz system clock (ICLK); 48 MHz USB clock derived from dedicated PLL |
| Memory | 384 KB on-chip flash (programmable at 1.8 V), 32 KB SRAM, 8 KB data flash (1M cycles, BGO) |
| Analog Peripherals | 24-channel 12-bit ADC (0.83 µs conversion), dual 12-bit DAC (0.4–AVCC0−0.5 V output) |
| Communication | USB 2.0 full-speed host/function/OTG (12 Mbps), CAN 2.0B (1 Mbps), 6× SCI, 1× I²C, 1× RSPI, 1× SSI |
| Security & Timing | TSIP-Lite AES-128/256 (GCM/CBC/ECB), true RNG, RTC with calendar mode, 32.768 kHz sub-clock support |
| Package & Temp | 64-pin LFQFP (PLQP0064KB-C), 10 × 10 mm, 0.5 mm pitch; operating range −40 to +85°C |
Pinout & Package
Package: 64-pin Low-Profile Quad Flat Package (LFQFP), PLQP0064KB-C, 10 × 10 mm body, 0.5 mm pitch, exposed thermal pad (non-electrical), RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core I/O supply (1.8–5.5 V); separate analog/digital domains supported |
| XTAL, EXTAL | Main clock oscillator input/output | Connects to 1–20 MHz crystal; enables precise timing and PLL reference |
| CLKOUT | System clock output | Drives external logic or test equipment with selectable ICLK/PCLK division ratio |
| USB_VBUS, USB_DP, USB_DM | USB transceiver interface | Full-speed USB 2.0 physical layer; VBUS detection enables host/device role negotiation |
| TXD0, RXD0 | SCI0 asynchronous serial interface | UART communication channel with programmable baud rate and LSB/MSB transfer order |
| CTX0–CTX23 | Capacitive touch sensing inputs | Supports self-capacitance configuration for up to 24 independent touch keys |
| AD00–AD23 | Analog input channels | 24 dedicated pins for 12-bit A/D conversion; sampling time configurable per channel |
| DA0, DA1 | Digital-to-analog outputs | Two buffered 12-bit voltage outputs usable for sensor calibration or analog actuation |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE 754-compliant 32-bit single-precision arithmetic accelerates motor control and signal processing |
| Event Link Controller (ELC) | Enables 61 hardware events to trigger peripheral actions (e.g., timer-triggered ADC start) without CPU overhead |
| TSIP-Lite encryption engine | Hardware AES-128/256 (GCM/CBC/ECB), CMAC, XTS, true RNG, and key protection prevent firmware cloning and data tampering |
| Capacitive touch sensing unit (CTSU) | Self-capacitance mode supports 24-key HMI with noise immunity; no external components required |
| Low-power timer (LPT) | 16-bit counter running on sub-clock or IWDT oscillator during software standby, enabling wake-up at precise intervals |
| Real-time clock (RTCe) | Calendar mode with leap-year correction, alarm interrupt, and time-capture on external event pin |
Applications
| Industrial HMI Panel | Smart Sensor Node |
|---|---|
Use Scenario: Touch-enabled local control panel for PLC-connected machinery with status display and parameter adjustment. IC Role / Device Role / Timing Role: Main controller executing UI rendering, touch response, CAN bus communication with PLC, and real-time logging to data flash. Use Value: Integrated CTSU eliminates external touch controller; CAN + USB dual-interface enables field service and network diagnostics without protocol translation. |
Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and gas concentration with wireless upload. IC Role / Device Role / Timing Role: System-on-chip managing sensor acquisition (ADC/DAC), secure data encryption (TSIP-Lite), low-power scheduling (LPT + deep sleep), and USB-based firmware updates. Use Value: 8 KB data flash with BGO allows background logging during active sensing; 54 MHz CPU ensures fast FFT processing for acoustic analysis. |
| Embedded Motor Control | Secure IoT Gateway |
Use Scenario: Compact BLDC motor driver with current sensing, PWM generation, and thermal protection. IC Role / Device Role / Timing Role: Real-time executor of FOC algorithm using FPU, generating complementary PWM via MTU2, monitoring analog feedback via 24-channel ADC. Use Value: MTU2's phase-counting mode interfaces directly with quadrature encoders; 0.83 µs ADC conversion enables high-bandwidth current loop closure. |
Use Scenario: Edge gateway aggregating Modbus RTU sensors and forwarding encrypted data via USB-connected cellular modem. IC Role / Device Role / Timing Role: Secure bridge between legacy industrial protocols and cloud connectivity, performing AES-GCM encryption before USB transmission. Use Value: TSIP-Lite prevents key extraction during physical access; USB host mode powers and communicates with external LTE modules without additional level-shifting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F52318BDFM#30 | 512 KB flash, 64 KB RAM, same package and peripherals; adds SD host interface | Required when local SD card logging or firmware update storage is needed | Select if >384 KB code space or SDIO peripheral functionality is mandatory |
| R5F52306ADFP#30 | RX230 Group part; 256 KB flash, 32 KB RAM, no CAN or USB; 100-pin LFQFP package | Suitable for cost-sensitive, non-USB/CAN applications needing higher pin count for parallel interfaces | Choose only when CAN/USB are unnecessary and larger I/O count justifies package size increase |
Compared with R5F52317BDFM#10, R5F52318BDFM#30 offers expanded memory and SDHI for data-intensive edge logging, while R5F52306ADFP#30 trades USB/CAN for lower cost and higher pin count-neither is pin-compatible, and both require PCB redesign due to differing package footprints and peripheral availability.
Availability
R5F52317BDFM#10 is available at Aetrix Electronics and suitable for industrial HMI, smart sensor nodes, embedded motor control, and secure IoT gateways requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F52317BDFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX231 Group, which includes R5F52317BDFM#10, was designed for cost-effective, secure, and feature-rich 32-bit control in industrial automation, human-machine interfaces, and sensor-edge applications demanding real-time responsiveness and functional safety support.
FAQ
What is the maximum operating frequency and DMIPS rating of the R5F52317BDFM#10?
The R5F52317BDFM#10 operates at a maximum system clock frequency of 54 MHz and delivers 88.56 DMIPS performance. This is achieved using the RXv2 CPU core with 5-stage pipeline and ultra-compact instruction set. The R5F52317BDFM#10 maintains this performance across its full 1.8–5.5 V supply range, with no wait states on SRAM and flash access up to 32 MHz.
Does the R5F52317BDFM#10 support USB and CAN simultaneously?
Yes, the R5F52317BDFM#10 integrates both USB 2.0 full-speed host/function/OTG and a single-channel CAN module compliant with ISO 11898-1. These operate independently-USB uses its dedicated PLL and transceiver, while CAN uses the RSCAN peripheral with 16 message boxes. The R5F52317BDFM#10 can manage concurrent USB device enumeration and CAN frame transmission without resource conflict.
What security features does the R5F52317BDFM#10 provide via TSIP-Lite?
The R5F52317BDFM#10 includes TSIP-Lite, offering hardware-accelerated AES-128/256 encryption in GCM, CBC, ECB, CMAC, and XTS modes; SHA-256 hash; true random number generation; and secure key management that prevents unauthorized readout. These features are certified for IEC 60730 Class B compliance and enable secure boot, firmware authentication, and encrypted data storage within the R5F52317BDFM#10.
How many analog input channels and what ADC resolution does the R5F52317BDFM#10 support?
The R5F52317BDFM#10 integrates a 12-bit successive-approximation A/D converter with 24 dedicated analog input channels (AD00–AD23). Each channel supports individually configurable sampling time, and conversion completes in as little as 0.83 µs when ADCLK runs at 54 MHz. The R5F52317BDFM#10 also provides self-diagnostic and analog input disconnection detection functions for functional safety.
What is the package type and pin count of the R5F52317BDFM#10?
The R5F52317BDFM#10 is housed in a 64-pin Low-Profile Quad Flat Package (LFQFP) designated PLQP0064KB-C, measuring 10 × 10 mm with 0.5 mm pitch and an exposed thermal pad. This package supports 47 general-purpose I/O pins (including 5-V tolerant and open-drain options), matches the pinout of other RX231 Group 64-pin variants, and is compatible with standard reflow soldering profiles.
R5F52317BDFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX231
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 54MHz
- Connectivity:
- CANbus, I2C, IrDA, SCI, SD/SDIO, SPI, SSI, USB OTG
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 12x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F52317BDFM#10 FAQ
1.How can I place an order for R5F52317BDFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F52317BDFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F52317BDFM#10 reliable?
The price and inventory of R5F52317BDFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F52317BDFM#10 is usually 5 days.
3.What payment methods are accepted for R5F52317BDFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F52317BDFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F52317BDFM#10?
R5F52317BDFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F52317BDFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F52317BDFM#10?
For technical support, including R5F52317BDFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F52317BDFM#10 requirements.
6.How does Aetrix verify that R5F52317BDFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F52317BDFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F52317BDFM#10 meets industry standards.
7.What is the process for return or replacement of R5F52317BDFM#10?
All R5F52317BDFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F52317BDFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F52317BDFM#10 part is unused and in its original packaging.
Return procedure for R5F52317BDFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F52317BDFM#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

