Renesas R5F523E5AGFL#10
- Part No.:
- R5F523E5AGFL#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F523E5AGFL#10.pdf
- Description:
- IC MCU 32BIT 128MB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E5AGFL#10 from Renesas is a 32-bit RXv2 core MCU optimized for high-precision industrial sensor signal conditioning, featuring dual 24-bit delta-sigma ADCs (DSAD0/DSAD1), rail-to-rail programmable gain instrumentation amplifiers (PGA ×2), 2.5 V low-drift voltage reference, four excitation current sources (50–1000 µA), and CAN 2.0B interface - deployed in temperature transmitters, weigh scales, and RTD/thermocouple measurement systems.
For engineers reviewing the R5F523E5AGFL#10 datasheet, R5F523E5AGFL#10 pinout, R5F523E5AGFL#10 application, or R5F523E5AGFL#10 equivalent, this page delivers verified technical context, package-specific pin mapping (48-pin LFQFP), real-world use-value metrics (23-bit ENOB at 7.6 SPS, ±0.2% current matching), and validated alternative options aligned with IEC 60730 Class B compliance requirements.
Technical Context
The R5F523E5AGFL#10 integrates two independent 24-bit delta-sigma A/D converters with fourth-order sinc filters, simultaneous 50/60 Hz rejection at 10/54 SPS, and inter-unit synchronized start capability - enabling coherent multi-channel sensor acquisition. Its analog front end includes dual PGAs (gain = 1–128), offset drift ≤10 nV/°C, and gain drift ≤1 ppm/°C, all referenced to a 2.5 V ±10 ppm/°C internal voltage source.
Digital subsystems include a 32 MHz RXv2 CPU with FPU (IEEE 754 single-precision), 128 KB flash, 16 KB SRAM, 8 KB data flash, CAN module (1 Mbps, ISO 11898-1), three SCI channels, one RIIC, one RSPI, and ELC-driven event-triggered conversion - allowing low-CPU-load, deterministic timing for safety-critical sensor processing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 32 MHz max, 64 DMIPS, IEEE 754 FPU, MPU, 5-stage pipeline |
| ADC Resolution | 24-bit delta-sigma (2 units), 23-bit effective resolution at 7.6 SPS (gain = 1) |
| PGA Performance | Rail-to-rail input, gain = 1–128, 30 nVRMS noise (gain = 128, 7.6 SPS) |
| Voltage Reference | 2.5 V output, ±10 ppm/°C drift, ±10 mA drive capability |
| Excitation Sources | Four channels, 50–1000 µA output, ±0.2% matching, 5 ppm/°C drift matching |
| Operating Temp | –40°C to +105°C (G-grade), qualified for industrial ambient conditions |
| Package | 48-pin LFQFP (PLQP0048KB-B), 7 × 7 mm, 0.5 mm pitch, lead-free |
Pinout & Package
Package: 48-pin LFQFP (PLQP0048KB-B), 7 × 7 mm body, 0.5 mm pitch, exposed pad (thermal pad not electrically connected).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| AIN0–AIN11 | Analog input terminals | Support up to 6 differential or 11 single-ended inputs per DSAD unit; AIN4/REF1N and AIN5/REF1P serve dual role as reference inputs |
| REF0P/REF0N, REF1P/REF1N | Delta-sigma ADC reference inputs | Accept external reference or internal VREF; enable ratiometric measurement with excitation sources |
| IEXC0–IEXC3 | Excitation current outputs | Programmable 50–1000 µA sourcing; matched within ±0.2% for 4-wire RTD bridge biasing |
| LSW | Low-side switch output | 10 Ω max on-resistance, 30 mA max current; enables controlled ground switching for sensor excitation sequencing |
| CRXD0 / CTXD0 | CAN physical layer interface | Direct connection to CAN transceiver; supports 1 Mbps operation per ISO 11898-1 |
| REFOUT | Internal voltage reference output | 2.5 V reference output; requires 0.47 µF capacitor to AVSS0 for stability |
Key Features
| Feature | Design Value |
|---|---|
| Dual 24-bit DSAD with sync start | Enables time-aligned acquisition across two sensor channels (e.g., RTD + thermocouple) without CPU intervention |
| IEC 60730 self-test assist | Hardware-accelerated RAM test (DOC), A/D disconnect detection, clock accuracy monitoring (CAC), IWDT diagnostics |
| Event Link Controller (ELC) | Triggers ADC conversion, timer capture, or PWM update directly from peripheral events - no ISR overhead during sleep |
| Low-power timer (LPT) | 16-bit counter running from IWDT oscillator during software standby mode - enables periodic wake-up at µA-level current |
| Background operation (BGO) | Data flash programming/erasing while CPU executes code - critical for field firmware updates without system halt |
Applications
| Industrial Temperature Transmitter | Weigh Scale Load Cell Interface |
|---|---|
|
Use Scenario: 4–20 mA loop-powered transmitter measuring Pt100 RTD with cold-junction compensation. IC Role / Device Role / Timing Role: Primary signal conditioner: digitizes RTD resistance via 4-wire Kelvin sensing, performs linearization, and drives analog output or CAN bus reporting. Use Value: Achieves ±0.1°C accuracy over –40°C to +105°C using matched excitation currents (±0.2%), low-drift PGA (10 nV/°C), and 23-bit ENOB at 7.6 SPS. |
Use Scenario: High-resolution platform scale using 350 Ω strain gauge bridge with digital output via CAN or RS-485. IC Role / Device Role / Timing Role: Precision AFE + controller: supplies excitation, rejects 50/60 Hz noise, computes weight via sigma-delta filtering, and manages calibration storage. Use Value: Simultaneous 50/60 Hz rejection at 10/54 SPS eliminates line-frequency interference; 24-bit resolution resolves <0.001% full-scale changes. |
| Smart Pressure Sensor Node | Motor Phase Current Monitor |
|
Use Scenario: Battery-operated wireless pressure sensor with piezoresistive element and BLE/CAN gateway. IC Role / Device Role / Timing Role: Low-power sensor hub: acquires bridge output, compensates for temperature drift (internal TEMPS), stores calibration in data flash, and wakes on threshold event. Use Value: Software standby mode with LPT wake-up consumes <10 µA; BGO allows background calibration update without interrupting measurement cycles. |
Use Scenario: Inverter-based motor control requiring isolated phase current feedback for torque regulation. IC Role / Device Role / Timing Role: Isolated shunt amplifier interface: conditions current-sense signals, synchronizes sampling across phases via ELC, and feeds data to host MCU via SCI or CAN. Use Value: Inter-unit DSAD synchronization ensures <100 ns skew between phase measurements; 1.4 µs SAR ADC (S12AD) captures fast transient overcurrent events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision sensor signal conditioning applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E5ADFL#30 | Same core, same peripherals, but rated for –40°C to +85°C (D-grade) and uses identical 48-pin LFQFP package | Limited to commercial/industrial ambient environments without extended thermal stress | Select when operating temperature does not exceed +85°C and cost sensitivity outweighs extended temp qualification |
| R5F523E5AGNF#20 | Same functionality and temperature grade (–40°C to +105°C), but in 40-pin HWQFN (6 × 6 mm) with reduced I/O count (16 vs. 20 GPIO) and fewer DSAD differential inputs (4 vs. 6) | Suitable for space-constrained designs where full 6-channel DSAD differential support is not required | Choose for compact PCB layouts where pin count and footprint reduction are prioritized over maximum analog channel density |
Compared with R5F523E5AGFL#10, the D-grade R5F523E5ADFL#30 sacrifices extended temperature operation but retains full analog feature set, while the HWQFN-packaged R5F523E5AGNF#20 trades I/O and DSAD channel count for smaller footprint - making R5F523E5AGFL#10 optimal for thermally demanding, high-channel-count industrial nodes.
Availability
R5F523E5AGFL#10 is available at Aetrix Electronics and suitable for industrial temperature transmitters, weigh scale load cell interfaces, smart pressure sensor nodes, and motor phase current monitors requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F523E5AGFL#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.
The RX23E-A Group - including R5F523E5AGFL#10 - was designed specifically for high-accuracy, low-power industrial sensor signal conditioning with integrated AFE, safety assist features, and real-time communication interfaces.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F523E5AGFL#10?
The R5F523E5AGFL#10 operates at a maximum frequency of 32 MHz using the 32-bit RXv2 CPU core. It delivers 64 DMIPS performance, includes a single-precision IEEE 754 floating-point unit, memory protection unit (MPU), and 5-stage Harvard pipeline. The R5F523E5AGFL#10 supports variable-length instructions and ultra-compact code density for efficient flash utilization in resource-constrained sensor nodes.
Does the R5F523E5AGFL#10 support simultaneous 50 Hz and 60 Hz noise rejection?
Yes, the R5F523E5AGFL#10 supports simultaneous 50 Hz and 60 Hz rejection in its 24-bit delta-sigma A/D converters at specific output data rates: 10 SPS and 54 SPS. This capability is implemented in hardware via the fourth-order sinc filter and requires no CPU intervention - a key feature for R5F523E5AGFL#10 deployments in globally deployed industrial equipment subject to mixed AC line frequencies.
What are the excitation current source specifications for the R5F523E5AGFL#10?
The R5F523E5AGFL#10 provides four programmable excitation current sources (IEXC0–IEXC3) with output levels selectable from 50 µA to 1000 µA in six discrete steps. Current matching is ±0.2%, and drift matching is 5 ppm/°C - enabling precise 4-wire RTD measurements. These sources are fully integrated into the analog multiplexer and support disconnect detection assist for fault-tolerant sensor interfacing.
How does the R5F523E5AGFL#10 support IEC 60730 Class B compliance?
The R5F523E5AGFL#10 includes hardware-assisted IEC 60730 Class B functions: RAM test via Data Operation Circuit (DOC), A/D converter self-diagnostic and disconnect detection, clock frequency accuracy measurement (CAC), independent watchdog timer (IWDT) with dedicated oscillator, and voltage reference fault detection. These features reduce software validation burden and are documented in Renesas' functional safety manual for R5F523E5AGFL#10.
What is the package type and pin count of the R5F523E5AGFL#10?
The R5F523E5AGFL#10 uses a 48-pin LFQFP package (PLQP0048KB-B) with 7 × 7 mm body size and 0.5 mm pitch. It exposes 20 general-purpose I/O pins, dual 24-bit delta-sigma ADC inputs (AIN0–AIN11), four excitation current outputs (IEXC0–IEXC3), CAN physical interface (CRXD0/CTXD0), and dedicated analog power/ground pins (AVCC0/AVSS0). This package is RoHS-compliant and lead-free.
R5F523E5AGFL#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RX23E-A
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 6x12b, 12x24b Sigma-Delta
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E5AGFL#10 FAQ
1.How can I place an order for R5F523E5AGFL#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E5AGFL#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E5AGFL#10 reliable?
The price and inventory of R5F523E5AGFL#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E5AGFL#10 is usually 5 days.
3.What payment methods are accepted for R5F523E5AGFL#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E5AGFL#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E5AGFL#10?
R5F523E5AGFL#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E5AGFL#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E5AGFL#10?
For technical support, including R5F523E5AGFL#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E5AGFL#10 requirements.
6.How does Aetrix verify that R5F523E5AGFL#10 is sourced from the original manufacturer or authorized distributors?
All R5F523E5AGFL#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E5AGFL#10 meets industry standards.
7.What is the process for return or replacement of R5F523E5AGFL#10?
All R5F523E5AGFL#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E5AGFL#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E5AGFL#10 part is unused and in its original packaging.
Return procedure for R5F523E5AGFL#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E5AGFL#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

