Renesas R5F523E5AGFL#50
- Part No.:
- R5F523E5AGFL#50
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F523E5AGFL#50.pdf
- Description:
- IC MCU 32BIT 128MB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,233
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E5AGFL#50 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision industrial sensor signal conditioning, featuring dual 24-bit delta-sigma ADCs (DSAD0/DSAD1), rail-to-rail programmable gain instrumentation amplifiers (PGA gain ×1 to ×128), 2.5 V low-drift voltage reference (10 ppm/°C), and integrated excitation current sources (50–1000 µA). It operates at up to 32 MHz with 128 KB flash, 16 KB SRAM, and supports IEC60730-compliant diagnostics.
For engineers reviewing the R5F523E5AGFL#50 datasheet, R5F523E5AGFL#50 pinout, R5F523E5AGFL#50 application, or R5F523E5AGFL#50 equivalent, this MCU delivers verified 23-bit effective resolution at 7.6 SPS, simultaneous 50/60 Hz rejection, ±0.2% excitation current matching, and CAN 2.0B compliance - critical for load cell, RTD, and thermocouple measurement systems requiring functional safety support.
Technical Context
The R5F523E5AGFL#50 integrates two independent 24-bit delta-sigma A/D converters with fourth-order sinc filters, each supporting up to six differential inputs and programmable data rates (1.9–15625 SPS). Its analog front end includes a 2.5 V reference with ±10 ppm/°C drift, bias voltage generator (VBIAS = (AVCC0 + AVSS0)/2), and four excitation current sources with 5 ppm/°C drift matching.
It implements the RXv2 CPU core with IEEE 754-compliant FPU, memory protection unit (MPU), and event link controller (ELC) enabling interrupt-free inter-module triggering - allowing synchronized A/D conversion start, timer capture, and CAN message transmission while the CPU remains in deep sleep mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture, 32 MHz max, 64 DMIPS, single-cycle instruction execution |
| Flash / RAM / Data Flash | 128 KB on-chip flash (no wait states at 32 MHz), 16 KB SRAM, 8 KB data flash (1M erase/program cycles) |
| Delta-Sigma ADC | Two 24-bit units, 23-bit effective resolution @ 7.6 SPS, simultaneous 50/60 Hz rejection, offset drift 10 nV/°C (gain=128) |
| PGA & Reference | Rail-to-rail PGA with gain ×1–×128, 30 nVRMS noise @ 7.6 SPS; 2.5 V reference with ±10 ppm/°C drift, ±10 mA output |
| Excitation Sources | Four channels, 50–1000 µA programmable output, ±0.2% current matching, 5 ppm/°C drift matching |
| Communication | CAN 2.0B (1 Mbps), 3× SCIg + 1× SCIh, 1× RIIC (400 kbps), 1× RSPI (16 Mbps), 1× I2C-compatible interface |
| Operating Range | –40°C to +105°C (G-grade), 1.8–5.5 V supply, three low-power modes including software standby with LPT active |
Pinout & Package
Package: 48-pin LFQFP (PLQP0048KB-B), 7 mm × 7 mm, 0.5 mm pitch, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN0–AIN11 | Analog input multiplexer terminals | Support up to 11 single-ended or 6 differential inputs per DSAD unit; configurable for RTD, thermocouple, or bridge sensor interfaces |
| REF0P/REF0N, REF1P/REF1N | Dual delta-sigma reference inputs | Enable independent external reference selection per DSAD unit; supports ratiometric or absolute measurement topologies |
| IEXC0–IEXC3 | Excitation current outputs | Drive 4-wire RTDs or strain gauges; matched output enables precise ratio-metric sensing without external calibration |
| LSW | Low-side switch output | 10 Ω max on-resistance, 30 mA max current; used for automatic sensor excitation polarity reversal or fault-safe shunt control |
| CRXD0 / CTXD0 | CAN physical layer interface | Direct connection to ISO11898-2 transceiver; supports 1 Mbps operation with built-in bus-off recovery and error counters |
| RES# | Active-low reset input | Asynchronous hardware reset with internal pull-up; compatible with external reset supervisors and power sequencing circuits |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Self-Diagnostic Support | Hardware-assisted RAM test via DOC, A/D disconnect detection, clock accuracy monitoring (CAC), and IWDT integrity verification |
| Synchronized Dual A/D Conversion | Inter-unit start trigger via ELC ensures time-aligned sampling across both DSAD units for multi-sensor phase coherence |
| Programmable Gain Instrumentation Amplifier | Gain range ×1–×128 with rail-to-rail input/output; enables direct interface to mV-level sensors without external op-amps |
| Low-Power Timer (LPT) in Standby | 16-bit counter running from dedicated 15-kHz oscillator during software standby; enables periodic wake-up without full system restart |
| Event Link Controller (ELC) | 56 event sources linked directly to 16 peripheral modules; eliminates CPU intervention for sensor-triggered CAN transmission or timer-captured A/D start |
Applications
| Industrial Weighing Systems | Temperature Monitoring (RTD/Thermocouple) |
|---|---|
Use Scenario: High-accuracy platform scales and hopper load cells using Wheatstone bridge sensors with microvolt-level output. IC Role / Device Role / Timing Role: Primary signal conditioner and controller; performs PGA amplification, 24-bit delta-sigma conversion, linearization, and CAN-based weight reporting. Use Value: Achieves ≤0.005% full-scale linearity error with on-chip offset/gain calibration and simultaneous 50/60 Hz noise rejection at 10 SPS. |
Use Scenario: Multi-channel furnace or pipeline temperature monitoring using 3-wire/4-wire Pt100 RTDs in harsh industrial environments. IC Role / Device Role / Timing Role: Precision analog front-end and host MCU; supplies matched excitation currents, measures resistance ratio, and compensates for lead-wire resistance. Use Value: ±0.1°C accuracy over –40°C to +105°C enabled by 0.2% excitation current matching and 10 ppm/°C reference stability. |
| Smart Pressure Transmitters | Energy Metering Sensor Nodes |
Use Scenario: Field-mounted differential pressure transmitters with HART or CAN FD communication for process automation. IC Role / Device Role / Timing Role: Analog acquisition engine and real-time controller; conditions bridge output, computes compensated pressure, and manages diagnostics. Use Value: Supports IEC60730 Class B compliance via hardware-accelerated RAM test, A/D self-check, and independent watchdog with dedicated oscillator. |
Use Scenario: DIN-rail mounted electricity meters measuring voltage, current, and power quality parameters in utility substations. IC Role / Device Role / Timing Role: Dual-sensor acquisition node; synchronizes voltage and current channel sampling using ELC-triggered DSAD start events. Use Value: Enables true RMS calculation and harmonic analysis with <100 ns inter-channel skew between DSAD0 and DSAD1 sampling instants. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E5ADFL#30 | Same core and analog IP, but rated for –40°C to +85°C (D-grade); 48-pin LFQFP package identical | Targeted at commercial/industrial environments without extended temperature requirements | Select when ambient operating temperature does not exceed +85°C and cost-sensitive sourcing is prioritized |
| R5F523E5AGNF#20 | Same specs and temperature grade, but 40-pin HWQFN (6 mm × 6 mm); reduced I/O count (16 vs. 20 GPIO), 4 vs. 6 DSAD differential inputs | Suitable for space-constrained designs where full DSAD channel count and CAN+SCI+RSPI concurrency are not required | Choose for compact PCB layouts accepting reduced analog channel density and no SCIh/LIN support |
Compared with R5F523E5ADFL#30 and R5F523E5AGNF#20, the R5F523E5AGFL#50 uniquely combines extended temperature operation (–40°C to +105°C), full 48-pin I/O availability, dual 6-channel DSAD support, and complete peripheral set - making it the only option qualified for high-reliability thermal management and heavy-industry sensor nodes.
Availability
R5F523E5AGFL#50 is available at Aetrix Electronics and suitable for industrial weighing systems, temperature monitoring (RTD/thermocouple), smart pressure transmitters, energy metering sensor nodes, and functional safety-compliant sensor conditioning requiring stable component supply across extended temperature ranges.
Supply support for R5F523E5AGFL#50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT applications.
The RX23E-A Group, including R5F523E5AGFL#50, was designed specifically for high-accuracy sensor signal acquisition and condition monitoring in industrial automation, process control, and smart instrumentation systems.
FAQ
What is the maximum effective resolution of the R5F523E5AGFL#50's delta-sigma ADCs?
The R5F523E5AGFL#50 achieves up to 23-bit effective resolution at 7.6 SPS with gain = 1 and output data rate = 7.6 SPS, as specified in the datasheet. This performance is enabled by its fourth-order sinc filter, programmable oversampling ratio (32–65536), and on-chip offset/gain calibration. The resolution degrades predictably at higher data rates - e.g., 19.5 bits at 15625 SPS - maintaining consistent noise floor behavior across operating modes.
Does the R5F523E5AGFL#50 support simultaneous sampling across both 24-bit delta-sigma ADC units?
Yes, the R5F523E5AGFL#50 supports synchronized start of conversion across both DSAD units via the Event Link Controller (ELC). An event signal (e.g., from MTU2a or CMT) can trigger simultaneous sampling on DSAD0 and DSAD1, ensuring deterministic inter-channel timing alignment critical for phase-sensitive measurements like power factor calculation or vibration analysis.
What excitation current source configurations are supported by the R5F523E5AGFL#50?
The R5F523E5AGFL#50 provides four independent excitation current sources (IEXC0–IEXC3) with programmable output levels: 50 µA, 100 µA, 250 µA, 500 µA, 750 µA, or 1000 µA. They support two operational modes - two sources at up to 1000 µA or four sources at up to 500 µA - with ±0.2% matching and 5 ppm/°C drift matching, enabling precise ratiometric measurements for 3-wire/4-wire RTDs and resistive sensors.
How does the R5F523E5AGFL#50 meet IEC60730 Class B requirements?
The R5F523E5AGFL#50 integrates hardware-assisted diagnostic features required for IEC60730 Class B compliance, including RAM test assistance via the Data Operation Circuit (DOC), A/D converter disconnect detection, clock frequency accuracy measurement (CAC), independent watchdog timer (IWDT) with dedicated oscillator, and analog input fault detection. These functions are implemented in dedicated peripherals - not software-only routines - reducing certification effort for safety-critical sensor applications.
What is the purpose of the LSW pin on the R5F523E5AGFL#50?
The LSW (Low-Side Switch) pin on the R5F523E5AGFL#50 is a dedicated output with ≤10 Ω on-resistance and 30 mA maximum current capability. It is designed to drive sensor excitation return paths, enable automatic polarity reversal in bridge configurations, or provide fault-safe shunt control during sensor disconnect or overcurrent events - eliminating the need for external discrete switches in precision measurement designs.
R5F523E5AGFL#50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RX23E-A
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 6x12b, 12x24b Sigma-Delta
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E5AGFL#50 FAQ
1.How can I place an order for R5F523E5AGFL#50 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E5AGFL#50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E5AGFL#50 reliable?
The price and inventory of R5F523E5AGFL#50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E5AGFL#50 is usually 5 days.
3.What payment methods are accepted for R5F523E5AGFL#50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E5AGFL#50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E5AGFL#50?
R5F523E5AGFL#50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E5AGFL#50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E5AGFL#50?
For technical support, including R5F523E5AGFL#50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E5AGFL#50 requirements.
6.How does Aetrix verify that R5F523E5AGFL#50 is sourced from the original manufacturer or authorized distributors?
All R5F523E5AGFL#50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E5AGFL#50 meets industry standards.
7.What is the process for return or replacement of R5F523E5AGFL#50?
All R5F523E5AGFL#50 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E5AGFL#50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E5AGFL#50 part is unused and in its original packaging.
Return procedure for R5F523E5AGFL#50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E5AGFL#50 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

