Renesas R5F523E5BGFL#30
- Part No.:
- R5F523E5BGFL#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F523E5BGFL#30.pdf
- Description:
- 32BIT MCU RX23E-B 128K LFQFP48 T
- Quantity:
- Payment:

- Shipping:

Inventory:1,223
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E5BGFL#30 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision analog sensing in industrial measurement systems, featuring a 24-bit delta-sigma A/D converter (125 kSPS max), ±10-V input capability via HVAIN pins, rail-to-rail programmable gain instrumentation amplifier (gain = 1–128), on-chip excitation current sources (50–1000 µA), and integrated 16-bit D/A converter. It operates at up to 32 MHz with 128 KB flash, 16 KB SRAM, and 8 KB data flash, targeting load cell, pressure sensor, and weigh scale front-end applications.
For engineers reviewing the R5F523E5BGFL#30 datasheet, R5F523E5BGFL#30 pinout, R5F523E5BGFL#30 application, or R5F523E5BGFL#30 equivalent, this MCU delivers calibrated high-resolution analog acquisition with built-in diagnostics for IEC60730-compliant safety-critical measurement systems - requiring attention to HVAIN pin routing, DSAD reference voltage selection, PGA gain configuration, and ELC-triggered conversion timing.
Technical Context
The R5F523E5BGFL#30 integrates a dedicated analog subsystem centered on the DSADB 24-bit delta-sigma A/D converter, synchronized to PCLKC (up to 16 MHz), with configurable sinc filters (fourth- or fifth-order), simultaneous 50/60 Hz rejection at 10/54 SPS, and offset/gain error calibration. Its analog front end includes two independent excitation current sources with ±0.2% matching and 5 ppm/°C drift, bias voltage generator (VBIAS = (AVCC0 + AVSS0)/2), and ±10-V tolerant HVAIN inputs.
Digital execution relies on the RXv2 CPU core (32 MHz, 64 DMIPS), IEEE 754-compliant FPU, memory protection unit (MPU), and event-driven architecture via ELC - enabling low-latency, interrupt-free coordination between MTU2a timers, DSAD conversions, and RSPI/SCI peripherals while the CPU remains in deep sleep mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture, 32 MHz max operation, 64 DMIPS performance |
| Flash / RAM / Data Flash | 128 KB on-chip flash (no wait states at 32 MHz), 16 KB SRAM, 8 KB data flash (1M erase/write cycles) |
| 24-bit Delta-Sigma ADC | 8-channel differential input, 125 kSPS max sampling rate, 24-bit effective resolution at 3.8 SPS (gain = 1) |
| Analog Input Range | ±10 V on HVAIN pins; rail-to-rail PGA with selectable gains (×1 to ×128); 11 nVRMS noise at gain = 128 |
| Excitation Current Sources | Two channels, 50–1000 µA programmable output, ±0.2% matching, 5 ppm/°C drift |
| Operating Temperature | –40°C to +105°C (G-version), qualified for industrial environments with extended thermal stability |
| Package | PLQP0048KB-B: 48-pin LFQFP, 7 × 7 mm, 0.5 mm pitch, lead-free and RoHS compliant |
Pinout & Package
PLQP0048KB-B is a 48-pin Low-Profile Quad Flat Package (LFQFP) with 0.5 mm pitch, 7 × 7 mm body size, and exposed thermal pad. Designed for high-density industrial PCB layouts, it supports reflow soldering and provides 17 general-purpose I/O pins (5-V tolerant), 1 dedicated input pin, 18 pull-up resistors, and 17 open-drain outputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core logic supply (1.8–5.5 V); separate AVCC0 (4.5–5.5 V) required for 12-bit ADC and analog front end |
| HVAIN0–HVAIN3 | Analog input (high-voltage) | ±10-V input capable pins; support direct connection to strain gauges and bridge sensors without external signal conditioning |
| AVCC0 / AVSS0 | Analog power / ground | Dedicated analog domain supply; must be decoupled independently to maintain DSAD SNR and offset stability |
| IEXC0 / IEXC1 | Excitation current output | Programmable current sources for RTD or 4-wire bridge excitation; matched output ensures ratiometric accuracy |
| VREFH / VREFL | Delta-sigma ADC reference | External reference inputs; internal 2.5 V reference available (8 ppm/°C drift) when external source not used |
| DSAD_CLK / DSAD_SYNC | Modulator clock / synchronization | Supports external clock injection for jitter-sensitive applications; SYNC enables deterministic ELC-triggered sampling |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Hardware-assisted self-diagnostic functions for DSAD, clock accuracy (CAC), IWDT, RAM test (via DOC), and analog disconnect detection |
| Event Link Controller (ELC) | Enables autonomous peripheral chaining (e.g., MTU timer → DSAD trigger → RSPI transfer) without CPU intervention or interrupt latency |
| Programmable Gain Instrumentation Amplifier | Rail-to-rail input/output, gain = 1–128, 4 nV/°C offset drift (gain = 64–128), enabling single-chip amplification and digitization of µV-level bridge signals |
| Low-Power Timer (LPT) | 16-bit counter operating during software standby mode using sub-clock or IWDT oscillator, enabling periodic wake-up for sensor polling |
| On-Chip Voltage Reference | 2.5 V output, ±10 mA drive capability, 8 ppm/°C temperature drift over –40 to +85°C - eliminates need for external precision reference in most configurations |
Applications
| Load Cell Signal Conditioning | Industrial Pressure Transmitter |
|---|---|
|
Use Scenario: Digitizing mV-level Wheatstone bridge outputs from metal foil or foil strain gauge-based load cells in batching systems and platform scales. IC Role / Device Role / Timing Role: Primary analog acquisition engine performing PGA amplification, 24-bit delta-sigma conversion, excitation current sourcing, and ratiometric calibration - all within a single chip. Use Value: Eliminates external instrumentation amplifier, reference, and excitation circuitry; achieves <10 ppm linearity error and <0.005% full-scale repeatability at 125 kSPS. |
Use Scenario: High-accuracy pressure measurement in process automation transmitters using piezoresistive or capacitive sensors with 4–20 mA or digital (HART/RS485) output. IC Role / Device Role / Timing Role: Front-end analog processor handling sensor excitation, temperature compensation (via internal TEMPS), and high-resolution digitization before digital signal processing and communication stack execution. Use Value: On-chip excitation current matching (±0.2%) and low-drift PGA enable <0.1% FS total error over –40 to +105°C without factory recalibration. |
| Weigh Scale Controller | Energy Meter Sensor Interface |
|
Use Scenario: Embedded controller in commercial retail or industrial weigh scales requiring legal-for-trade certification (OIML R76, NTEP). IC Role / Device Role / Timing Role: Real-time acquisition and filtering of bridge sensor data with simultaneous 50/60 Hz rejection, offset/gain calibration, and tamper-resistant diagnostics per IEC60730 Class B. Use Value: Integrated DSAD sinc filters and hardware CRC/DOC enable certified metrological performance without external DSP or FPGA co-processing. |
Use Scenario: Precision current/voltage sensing interface in smart electricity meters measuring active/reactive power with Class 0.2 or better accuracy. IC Role / Device Role / Timing Role: Analog front end acquiring shunt or CT/PT secondary signals with programmable gain, high common-mode rejection, and anti-aliasing via oversampling. Use Value: ±10-V HVAIN inputs accept direct connection to isolated voltage dividers; 24-bit resolution supports >10,000:1 dynamic range for wide-load-range metering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog acquisition MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E5LGFP | 100-pin LFQFP (PLQP0100KB-B), 128 KB flash, same DSAD specs, includes LCD controller and 10-V analog input support | Required for designs needing on-board segment LCD display or additional GPIO/timers; larger footprint and higher pin count | Select when system requires integrated display driver or more peripheral resources; R5F523E5BGFL#30 preferred for compact 48-pin space-constrained designs |
| R5F523E6BGFL#30 | Same 48-pin LFQFP package but with 256 KB flash, 32 KB RAM, and identical analog subsystem; G-version (–40 to +105°C) | Needed for firmware-intensive applications requiring larger code space or future-proofing; no analog performance difference | Choose R5F523E6BGFL#30 if bootloader, OTA updates, or dual-bank firmware are required; otherwise R5F523E5BGFL#30 offers optimal cost/performance for fixed-function measurement nodes |
Compared with R5F523E5LGFP, R5F523E5BGFL#30 reduces board area by 66% and eliminates LCD driver overhead, while retaining full DSAD functionality; versus R5F523E6BGFL#30, it trades flash/RAM headroom for lower unit cost in resource-constrained embedded sensor nodes.
Availability
R5F523E5BGFL#30 is available at Aetrix Electronics and suitable for industrial weigh scales, pressure transmitters, energy meter sensor interfaces, and load cell signal conditioners requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F523E5BGFL#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX23E-B Group targets high-accuracy sensor signal acquisition in harsh environments, integrating precision analog front ends with robust real-time MCUs to replace multi-chip measurement subsystems with single-chip solutions.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in R5F523E5BGFL#30?
The R5F523E5BGFL#30 supports a maximum sampling rate of 125 kSPS for its 24-bit delta-sigma A/D converter (DSADB) when configured with fMOD = 4 MHz and appropriate sinc filter settings. At lower data rates (e.g., 10 or 54 SPS), it achieves simultaneous 50 Hz/60 Hz rejection - critical for industrial AC-noise environments. The actual achievable rate depends on selected digital filter order and modulator clock configuration.
Does R5F523E5BGFL#30 support ±10-V analog inputs?
Yes, R5F523E5BGFL#30 supports ±10-V differential analog inputs on its HVAIN0–HVAIN3 pins. This capability is enabled by its high-voltage analog input structure and rail-to-rail programmable gain instrumentation amplifier (PGA), allowing direct interface with unconditioned bridge sensors without external level-shifting or attenuation circuits.
What are the key IEC60730 compliance features built into R5F523E5BGFL#30?
R5F523E5BGFL#30 includes hardware-assisted IEC60730 Class B compliance features: DSAD input disconnect detection, clock frequency accuracy measurement (CAC), independent watchdog timer (IWDT) with dedicated oscillator, RAM test assistance via Data Operation Circuit (DOC), and analog input fault detection for reference voltage, excitation current, and HVCOM pins - all designed to simplify functional safety certification.
Can R5F523E5BGFL#30 operate from a single 3.3-V supply?
Yes, R5F523E5BGFL#30 operates from a single 1.8-V to 5.5-V VCC supply. At 3.3 V, it supports full 32-MHz operation. However, the analog domain requires AVCC0 = 4.5–5.5 V for specified 12-bit ADC performance and DSAD reference stability; a separate 5-V analog rail or LDO is recommended for optimal analog accuracy.
What package type and pin count does R5F523E5BGFL#30 use?
R5F523E5BGFL#30 uses the PLQP0048KB-B package: a 48-pin Low-Profile Quad Flat Package (LFQFP) with 7 × 7 mm body size and 0.5 mm pitch. It provides 17 general-purpose I/O pins, 4 high-voltage analog inputs (HVAIN), dual excitation current outputs (IEXC0/IEXC1), and dedicated analog reference and power pins - optimized for compact industrial sensor modules.
R5F523E5BGFL#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RX23E-B
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 17
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 6x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E5BGFL#30 FAQ
1.How can I place an order for R5F523E5BGFL#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E5BGFL#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E5BGFL#30 reliable?
The price and inventory of R5F523E5BGFL#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E5BGFL#30 is usually 5 days.
3.What payment methods are accepted for R5F523E5BGFL#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E5BGFL#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E5BGFL#30?
R5F523E5BGFL#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E5BGFL#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E5BGFL#30?
For technical support, including R5F523E5BGFL#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E5BGFL#30 requirements.
6.How does Aetrix verify that R5F523E5BGFL#30 is sourced from the original manufacturer or authorized distributors?
All R5F523E5BGFL#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E5BGFL#30 meets industry standards.
7.What is the process for return or replacement of R5F523E5BGFL#30?
All R5F523E5BGFL#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E5BGFL#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E5BGFL#30 part is unused and in its original packaging.
Return procedure for R5F523E5BGFL#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E5BGFL#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

