Renesas R5F523E5JDFN#10
- Part No.:
- R5F523E5JDFN#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F523E5JDFN#10.pdf
- Description:
- RX23E-B 128LFQFP80, 125KSPS, ANA
- Quantity:
- Payment:

- Shipping:

Inventory:2,101
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E5JDFN#10 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision analog measurement in industrial sensing applications. It integrates a 24-bit delta-sigma A/D converter with 125 kSPS max sampling rate, ±5-V input range, rail-to-rail programmable gain instrumentation amplifier (gain = 1–128), on-chip excitation current sources (50–1000 µA), and 128 KB flash/16 KB SRAM. It operates at up to 32 MHz across –40°C to +85°C and supports CAN, SCI, I²C, and RSPI interfaces.
For engineers reviewing the R5F523E5JDFN#10 datasheet, R5F523E5JDFN#10 pinout, R5F523E5JDFN#10 application, or R5F523E5JDFN#10 equivalent, key selection criteria include its integrated 24-bit DSAD with simultaneous 50/60 Hz rejection, ±5-V HVAIN capability, LCD driver support, and IEC60730-compliant self-diagnostic features for Class B safety-critical systems.
Technical Context
The R5F523E5JDFN#10 implements the RXv2 CPU core with IEEE 754-compliant 32-bit FPU, 64 DMIPS @ 32 MHz, and memory protection unit (MPU). Its analog subsystem centers on the DSADB module synchronized to PCLKC (≤16 MHz), featuring fourth- and fifth-order sinc digital filters, offset/gain error calibration, and disconnect detection assist for sensor inputs.
Digital peripherals include a 1-channel CAN module compliant with ISO11898-1 (up to 1 Mbps), 6-channel SCIg with bit-rate modulation, and ELC-driven event-triggered A/D conversion-enabling low-CPU-load sensor acquisition during sleep modes like software standby with active LPT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture with 5-stage pipeline, 64 DMIPS @ 32 MHz |
| Max Operating Frequency | 32 MHz (dependent on VCC ≥ 2.7 V); enables real-time signal processing of high-resolution sensor data |
| Flash / SRAM / Data Flash | 128 KB on-chip flash (no wait states @ 32 MHz), 16 KB SRAM, 8 KB data flash (1M erase/write cycles) |
| 24-bit Delta-Sigma ADC | 8-channel differential input, 125 kSPS max sampling rate, ±5-V input range via HVAIN pins |
| PGA & Reference | Rail-to-rail programmable gain instrumentation amplifier (×1 to ×128), 2.5-V ±8 ppm/°C voltage reference |
| Communication Interfaces | 1× CAN (ISO11898-1), 6× SCIg, 1× RIIC (I²C/SMBus), 1× RSPI (16 Mbps), 1× SCIh (LIN support) |
| Package & Temp Range | 80-pin LFQFP (PLQP0080KB-B), 12 × 12 mm, 0.5 mm pitch; industrial grade (–40°C to +85°C) |
Pinout & Package
Package: 80-pin Low-Profile Quad Flat Package (LFQFP), PLQP0080KB-B, 12 × 12 mm body, 0.5 mm pitch, exposed pad (thermal enhancement), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (1.8–5.5 V); separate AVCC0 (4.5–5.5 V) required for 12-bit ADC and HVAIN analog front end |
| HVAIN0–HVAIN3 | Analog input terminals | ±5-V tolerant high-voltage differential inputs supporting direct connection to strain gauges and load cells without external signal conditioning |
| IEXC0, IEXC1 | Excitation current outputs | Programmable 50–1000 µA current sources with ±0.2% matching for precision bridge sensor biasing |
| DSAD_VREFH/L | Delta-sigma ADC reference | Accepts internal 2.5-V reference or external reference up to AVCC0; enables ratiometric measurement stability |
| MTU0–MTU5 | Multi-function timer I/O | 6× 16-bit channels supporting PWM generation, input capture, phase counting, and A/D trigger synchronization |
| CAN_TX, CAN_RX | CAN bus interface | Differential transmit/receive pins compliant with ISO11898-1 physical layer; supports 1 Mbps operation with built-in protocol engine |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Hardware-assisted RAM test (DOC), clock accuracy monitoring (CAC), IWDT self-check, and A/D disconnect detection for Class B compliance |
| Simultaneous 50/60 Hz Rejection | Configurable sinc filter settings enable real-time power-line interference cancellation at 10 or 54 SPS output data rates |
| Low-Power Sensor Acquisition | LPT + ELC enables autonomous A/D conversion triggering and data transfer during software standby mode without CPU wake-up |
| Integrated Analog Front End | On-chip excitation sources, bias voltage generator (VBIAS = (AVCC0+AVSS0)/2), and voltage detector (VDET) reduce external component count by ≥7 parts |
| LCD Driver Support | 36-segment × 8-common or 40-segment × 4-common LCD controller eliminates need for external display driver IC in HMI-enabled metering designs |
Applications
| Industrial Weighing Systems | Energy Metering |
|---|---|
|
Use Scenario: High-accuracy load cell readout in platform scales and hopper meters requiring <0.01% linearity and temperature drift compensation. IC Role / Device Role / Timing Role: Primary measurement MCU handling delta-sigma A/D conversion, PGA gain control, excitation current sourcing, and CAN-based data upload. Use Value: Integrated ±5-V HVAIN inputs and 11 nVRMS noise (gain=128) eliminate external instrumentation amplifiers and level-shifting circuitry. |
Use Scenario: Polyphase electricity meter with anti-tampering diagnostics, harmonic analysis, and tariff switching. IC Role / Device Role / Timing Role: System-on-chip performing metrology calculations (via FPU), secure communication (CAN/I²C), and real-time clock (RTC) for billing intervals. Use Value: Simultaneous 50/60 Hz rejection and self-calibration reduce firmware complexity for international deployment across grid standards. |
| Process Transmitters | Medical Diagnostic Sensors |
|
Use Scenario: 4–20 mA loop-powered pressure/temperature transmitter with HART modulation and local LCD display. IC Role / Device Role / Timing Role: Signal conditioner and protocol handler managing sensor excitation, A/D conversion, D/A output, and HART-compatible SCI UART. Use Value: On-chip 16-bit D/A converter (±1 LSB DNL) and LCD controller enable single-chip analog output and local UI without discrete DAC or display driver. |
Use Scenario: Portable patient monitor measuring bioimpedance, ECG, or thermistor-based temperature with battery life optimization. IC Role / Device Role / Timing Role: Ultra-low-power acquisition node using deep sleep mode, LPT-triggered DSAD sampling, and background data flash logging. Use Value: Three low-power modes + dedicated IWDT oscillator allow sub-µA standby current while maintaining sensor readiness and safety watchdog coverage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E5NDFN#10 | Same package and memory, but 31.25 kSPS DSAD sampling rate and no LCD driver | Suitable for cost-sensitive, non-display applications where lower sampling rate suffices (e.g., slow-process monitoring) | Select when LCD functionality is unnecessary and 31.25 kSPS meets system resolution/timing requirements |
| R5F523E5JDFP#10 | 100-pin LFQFP (PLQP0100KB-B), same DSAD specs and LCD support, adds 2 extra SCI channels and RTC | Required for designs needing >6 SCI interfaces or calendar-based timestamping (e.g., data loggers with time-stamped events) | Choose when additional peripheral count (SCI, MTU, GPIO) or RTC functionality justifies larger footprint and higher pin count |
Compared with R5F523E5JDFN#10, R5F523E5NDFN#10 reduces sampling bandwidth and removes LCD capability for lower BOM cost, while R5F523E5JDFP#10 expands I/O and timing resources in a larger package-making the JDFN variant optimal for space-constrained, display-integrated 80-pin industrial sensors.
Availability
R5F523E5JDFN#10 is available at Aetrix Electronics and suitable for industrial weighing systems, energy metering devices, process transmitters, and portable medical sensors requiring stable component supply and long-term manufacturability.
Supply support for R5F523E5JDFN#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX23E-B Group targets high-accuracy sensor measurement applications, integrating precision analog front ends with robust MCU cores to simplify certified industrial device development.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in R5F523E5JDFN#10?
The R5F523E5JDFN#10 supports a maximum sampling rate of 125 kSPS for its 24-bit delta-sigma A/D converter (DSADB) when operating with a 4-MHz modulator clock. This rate is achievable with specific sinc filter configurations and applies to the ±5-V input range enabled by the HVAIN pins. Lower rates (e.g., 10 or 54 SPS) are used for simultaneous 50/60 Hz rejection.
Does R5F523E5JDFN#10 include an LCD controller, and what display formats does it support?
Yes, R5F523E5JDFN#10 includes an integrated LCD controller/driver (LCDC) supporting two configurations: 36-segment × 8-common or 40-segment × 4-common. This capability is confirmed by the "J" suffix in the part number per Renesas' naming convention (Figure 1.1), and enables direct drive of segment-based displays in metering and HMI applications without external driver ICs.
What analog input voltage range does R5F523E5JDFN#10 support, and how is it implemented?
R5F523E5JDFN#10 supports a ±5-V analog input range via dedicated HVAIN pins (HVAIN0–HVAIN3), as specified in Table 1.3 and confirmed by the "J" variant designation. This high-voltage capability is implemented with internal protection and scaling circuitry, allowing direct connection to bridge sensors and eliminating external level-shifting components typically needed for ±10-V or ±5-V industrial signals.
Is R5F523E5JDFN#10 qualified for IEC60730 Class B functional safety compliance?
Yes, R5F523E5JDFN#10 includes hardware-assisted features for IEC60730 Class B compliance, including self-diagnostic functions for the A/D converter, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT), RAM test assistance via the data operation circuit (DOC), and analog input disconnect detection. These are explicitly listed under "Useful functions for IEC60730 compliance" in the datasheet.
What is the operating temperature range and package type of R5F523E5JDFN#10?
R5F523E5JDFN#10 is rated for industrial operation from –40°C to +85°C (D-version) and uses an 80-pin LFQFP package (PLQP0080KB-B) with 12 × 12 mm body size and 0.5 mm pin pitch. The "D" in the part number denotes the temperature grade, and "FN" specifies the 80-pin LFQFP configuration per Renesas' packaging code system (Figure 1.1).
R5F523E5JDFN#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX23E-B
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b, 8x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E5JDFN#10 FAQ
1.How can I place an order for R5F523E5JDFN#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E5JDFN#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E5JDFN#10 reliable?
The price and inventory of R5F523E5JDFN#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E5JDFN#10 is usually 5 days.
3.What payment methods are accepted for R5F523E5JDFN#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E5JDFN#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E5JDFN#10?
R5F523E5JDFN#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E5JDFN#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E5JDFN#10?
For technical support, including R5F523E5JDFN#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E5JDFN#10 requirements.
6.How does Aetrix verify that R5F523E5JDFN#10 is sourced from the original manufacturer or authorized distributors?
All R5F523E5JDFN#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E5JDFN#10 meets industry standards.
7.What is the process for return or replacement of R5F523E5JDFN#10?
All R5F523E5JDFN#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E5JDFN#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E5JDFN#10 part is unused and in its original packaging.
Return procedure for R5F523E5JDFN#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E5JDFN#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

