Renesas R5F523E5JGFN#30
- Part No.:
- R5F523E5JGFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F523E5JGFN#30.pdf
- Description:
- RX23E-B 128LFQFP80 125KSPS, ANAL
- Quantity:
- Payment:

- Shipping:

Inventory:2,113
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E5JGFN#30 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision analog measurement in industrial sensing applications. It integrates a 24-bit delta-sigma ADC with 125 kSPS max sampling rate, ±5-V input range, rail-to-rail programmable gain instrumentation amplifier (gain = 1–128), on-chip excitation current sources (50–1000 µA), and 128 KB flash/16 KB SRAM. It operates at up to 32 MHz across –40°C to +105°C.
For engineers reviewing the R5F523E5JGFN#30 datasheet, R5F523E5JGFN#30 pinout, R5F523E5JGFN#30 application, or R5F523E5JGFN#30 equivalent, key selection criteria include its integrated 24-bit DSADC with simultaneous 50/60 Hz rejection, LCD controller support, CAN interface compliance with ISO11898-1, and IEC60730 safety assist functions for Class B certification.
Technical Context
The R5F523E5JGFN#30 implements the RXv2 CPU core with IEEE 754-compliant 32-bit FPU, 64 DMIPS @ 32 MHz, and memory protection unit (MPU) for secure embedded execution. Its analog subsystem centers on the DSADB module - a 24-bit delta-sigma ADC with fourth- and fifth-order sinc filters, ±5-V HVAIN inputs, and configurable PGA gain - synchronized via ELC-triggered conversion start without CPU intervention.
Clock management includes independent PCLK domains: PCLKC (up to 16 MHz) for DSADB operation, PCLKD (up to 32 MHz) for S12AD, and ICLK (up to 32 MHz) for CPU execution. The device supports three low-power modes and features an LPT running off the sub-clock during software standby, enabling ultra-low-power wake-up timing for sensor polling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture with 5-stage pipeline, 64 DMIPS @ 32 MHz |
| Max Operating Frequency | 32 MHz - enables real-time control loop execution within ≤31.25 ns instruction cycle |
| Flash / SRAM / Data Flash | 128 KB / 16 KB / 8 KB - supports field firmware updates and parameter storage with 1M erase cycles |
| 24-bit Delta-Sigma ADC | 8-channel differential input, 125 kSPS max, ±5-V input range, 24-bit effective resolution @ 3.8 SPS |
| PGA Gain Range | ×1 to ×128 - enables direct interface to mV-level bridge sensors without external amplification |
| Excitation Current Sources | Two channels, 50–1000 µA with ±0.2% matching - supports precision RTD and strain gauge biasing |
| Operating Temperature | –40°C to +105°C (G-version) - qualified for industrial motor drives and power metering environments |
| Package | 80-pin LFQFP (PLQP0080KB-B), 12 × 12 mm, 0.5 mm pitch - compatible with standard reflow profiles |
Pinout & Package
Package: 80-pin Low-Profile Quad Flat Package (LFQFP), PLQP0080KB-B, 12 × 12 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core power supply / ground | 1.8–5.5 V single-supply operation; separate AVCC0 (4.5–5.5 V) required for 12-bit ADC accuracy |
| HVAIN0–HVAIN3 | High-voltage analog input | ±5-V tolerant differential inputs supporting direct connection to load cells and shunt-based current sensing |
| IEXC0, IEXC1 | Excitation current outputs | Programmable 50–1000 µA current sources with matched drift (5 ppm/°C) for 3-/4-wire RTD interfaces |
| DSAD_VREFP, DSAD_VREFN | Delta-sigma ADC reference inputs | Accept external reference or internal 2.5 V VREF; enables ratiometric measurement stability |
| MTU0–MTU5 | Multi-function timer pulse outputs | 6 × 16-bit channels support complementary PWM, phase counting, and A/D trigger generation |
| RSCAN_TX, RSCAN_RX | CAN bus transceiver interface | Dedicated pins for ISO11898-1 compliant CAN FD-ready communication at up to 1 Mbps |
| SEG0–SEG39, COM0–COM3 | LCD segment/common drivers | Integrated 40 × 4 segment LCD controller eliminates external display driver IC |
| RES#, NMI | Reset and non-maskable interrupt | Hardware reset pin with glitch filter; NMI supports fast fault response for safety-critical events |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Assist | On-chip RAM test assistance, A/D self-diagnostic, clock accuracy monitoring (CAC), and IWDT disconnect detection reduce Class B certification effort |
| Simultaneous 50/60 Hz Rejection | Configurable sinc filter modes enable noise-free measurements in AC-powered industrial environments without external notch filtering |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining (e.g., MTU → DSADC start) eliminates interrupt latency and CPU overhead in sensor acquisition loops |
| Rail-to-Rail PGA | Input common-mode range extends to AVSS0 and AVCC0, allowing direct interface to grounded or floating sensors without level-shifting circuitry |
| Low-Power Timer (LPT) | 16-bit counter operating from sub-clock or IWDT oscillator during software standby - enables periodic wake-up for battery-powered sensor nodes |
| On-chip Voltage Reference | 2.5 V ±8 ppm/°C output with ±10 mA drive capability - provides stable reference for DSADC and external circuits without external VREF IC |
Applications
| Industrial Power Metering | Motor Drive Current Sensing |
|---|---|
|
Use Scenario: High-accuracy energy measurement in DIN-rail mounted meters with CT/shunt inputs and harmonic analysis. IC Role / Device Role / Timing Role: Primary analog acquisition MCU handling 24-bit DSADC sampling, sinc filtering, RMS calculation, and IEC61000-4-30 compliance reporting. Use Value: Integrated ±5-V HVAIN pins and 125 kSPS sampling eliminate external signal conditioning, reducing BOM cost and PCB area by >30% vs discrete solutions. |
Use Scenario: Real-time phase current monitoring in 3-phase inverter drives with temperature-compensated shunt sensing. IC Role / Device Role / Timing Role: Sensor front-end controller performing synchronous sampling of three shunt voltages using ELC-triggered DSADC conversions aligned to PWM periods. Use Value: PGA gain matching (±0.2%) and excitation current source drift (5 ppm/°C) ensure <0.1% gain error over full industrial temperature range. |
| Smart Grid RTU Terminal | Industrial Weigh Scale Controller |
|
Use Scenario: Remote terminal unit collecting analog inputs (voltage, current, temperature), executing local logic, and communicating via CAN bus to SCADA. IC Role / Device Role / Timing Role: System-on-chip integrating DSADC, CAN (RSCAN), RTC, LCD driver, and 128 KB flash for firmware and log storage. Use Value: Single-chip integration of CAN, LCD, and high-precision ADC reduces component count from 7 ICs to 1, improving long-term reliability and qualification traceability. |
Use Scenario: Precision weighing system using 4-wire load cells with automatic tare, calibration, and digital filtering. IC Role / Device Role / Timing Role: Dedicated load cell interface MCU managing excitation current sourcing, DSADC oversampling, digital filtering, and zero-drift compensation. Use Value: Simultaneous 50/60 Hz rejection and offset drift spec of 4 nV/°C enable <10 ppm linearity error in harsh factory floor environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E5JDFN#30 | D-version (–40°C to +85°C); identical peripherals and pinout; same 128 KB flash/16 KB SRAM | Suitable for commercial/indoor equipment where extended temperature is not required | Select when ambient operating temperature does not exceed +85°C to reduce cost and simplify thermal design |
| R5F523E6JGFN#30 | G-version with 256 KB flash/32 KB SRAM; otherwise identical package, peripherals, and analog specs | Required for applications needing larger firmware space (e.g., OTA updates, multi-protocol stacks) | Choose when firmware size exceeds 128 KB or additional SRAM is needed for complex filtering algorithms |
Compared with R5F523E5JGFN#30, the D-version alternative offers identical functionality at lower temperature grade and cost, while the R5F523E6JGFN#30 provides double flash/SRAM capacity for future-proofing firmware growth - both retain full pin and code compatibility.
Availability
R5F523E5JGFN#30 is available at Aetrix Electronics and suitable for industrial power metering, motor drive current sensing, smart grid RTUs, and precision weigh scale controllers requiring stable component supply across extended temperature ranges.
Supply support for R5F523E5JGFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and IoT applications.
The RX23E-B Group targets high-precision measurement systems, integrating metrology-grade analog front ends with robust MCU cores to replace multi-chip sensor signal chains in industrial automation and energy infrastructure.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in R5F523E5JGFN#30?
The R5F523E5JGFN#30 supports a maximum sampling rate of 125 kSPS for its 24-bit delta-sigma ADC (DSADB). This rate is achievable with modulator clock fMOD = 4 MHz and appropriate sinc filter configuration. At lower data rates (e.g., 3.8 SPS), effective resolution reaches 24 bits with simultaneous 50/60 Hz rejection enabled.
Does R5F523E5JGFN#30 include an integrated LCD controller?
Yes, R5F523E5JGFN#30 includes a built-in LCD controller/driver supporting 40 × 4 segment-common configurations. This feature is indicated by the "J" suffix in the part number per Renesas' naming convention and eliminates the need for an external LCD driver IC in panel-meter and HMI applications.
What is the operating temperature range for R5F523E5JGFN#30?
R5F523E5JGFN#30 is a G-version device rated for operation from –40°C to +105°C. This extended temperature range qualifies it for deployment in demanding industrial environments such as motor control cabinets, outdoor smart grid terminals, and factory-floor instrumentation.
Can R5F523E5JGFN#30 operate from a single 3.3-V supply?
Yes, R5F523E5JGFN#30 operates from a single 1.8-V to 5.5-V supply. At VCC = 3.3 V, it supports maximum 32-MHz operation. Note that AVCC0 must be supplied at 4.5–5.5 V for full 12-bit ADC accuracy, but the DSADC and core logic function correctly at 3.3 V.
How many excitation current sources does R5F523E5JGFN#30 provide?
R5F523E5JGFN#30 integrates two independent excitation current sources (IEXC0 and IEXC1), each programmable from 50 µA to 1000 µA in six discrete steps. Their current matching is ±0.2% and drift matching is 5 ppm/°C - critical for accurate 3- and 4-wire RTD measurements.
R5F523E5JGFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX23E-B
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 8x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E5JGFN#30 FAQ
1.How can I place an order for R5F523E5JGFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E5JGFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E5JGFN#30 reliable?
The price and inventory of R5F523E5JGFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E5JGFN#30 is usually 5 days.
3.What payment methods are accepted for R5F523E5JGFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E5JGFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E5JGFN#30?
R5F523E5JGFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E5JGFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E5JGFN#30?
For technical support, including R5F523E5JGFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E5JGFN#30 requirements.
6.How does Aetrix verify that R5F523E5JGFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F523E5JGFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E5JGFN#30 meets industry standards.
7.What is the process for return or replacement of R5F523E5JGFN#30?
All R5F523E5JGFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E5JGFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E5JGFN#30 part is unused and in its original packaging.
Return procedure for R5F523E5JGFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E5JGFN#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

