Renesas R5F523E5LGFP#50
- Part No.:
- R5F523E5LGFP#50
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F523E5LGFP#50.pdf
- Description:
- 32BIT MCU RX23E-B 128K LFQFP100
- Quantity:
- Payment:

- Shipping:

Inventory:1,266
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E5LGFP#50 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision analog measurement in industrial sensing and metering applications. It integrates a 24-bit delta-sigma ADC with ±10-V input capability, rail-to-rail programmable gain instrumentation amplifier (gain = 1–128), on-chip excitation current sources (50–1000 µA), 2.5-V low-drift voltage reference (8 ppm/°C), and CAN 2.0B interface - all operating at up to 32 MHz with 128 KB flash and 16 KB SRAM.
For engineers reviewing the R5F523E5LGFP#50 datasheet, R5F523E5LGFP#50 pinout, R5F523E5LGFP#50 application, or R5F523E5LGFP#50 equivalent, this MCU delivers verified 125 kSPS delta-sigma sampling, IEC60730-compliant self-diagnostic features, hardware-accelerated CRC and ELC event linking, and full support for embedded energy metering, load cell interfaces, and isolated sensor signal conditioning without external precision analog front-end components.
Technical Context
The R5F523E5LGFP#50 implements the RXv2 CPU core with IEEE 754-compliant 32-bit FPU, 64 DMIPS @ 32 MHz, and memory protection unit (MPU) - enabling deterministic real-time control alongside high-resolution analog acquisition. Its dual A/D subsystem comprises an 8-channel 24-bit delta-sigma converter (DSADB) with fourth/fifth-order sinc filtering and simultaneous 50/60 Hz rejection, plus an independent 8-channel 12-bit SAR converter (S12ADE) with 1.4 µs conversion time.
Dedicated analog peripherals include two matched excitation current sources (±0.2% matching, 5 ppm/°C drift), bias voltage generator (VBIAS = (AVCC0 + AVSS0)/2), ±10-V HVAIN pins with disconnect detection, and low-side switch (10 Ω max) for sensor excitation control. Clocking supports main oscillator (1–20 MHz), sub-clock (32.768 kHz), PLL, and IWDT-dedicated oscillator - with CAC for clock accuracy monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture, 64 DMIPS @ 32 MHz, IEEE 754 FPU, MPU, 5-stage pipeline |
| Flash / RAM / Data Flash | 128 KB on-chip flash (no wait states @ 32 MHz), 16 KB SRAM, 8 KB data flash (1M erase/write cycles) |
| 24-bit Delta-Sigma ADC | 8 differential inputs, 125 kSPS max sampling rate, 24-bit effective resolution @ 3.8 SPS, ±10-V input range |
| Programmable Gain Amplifier | Rail-to-rail PGA with gain = 1–128, 11 nVRMS noise @ gain=128, offset drift 4 nV/°C, gain drift 1 ppm/°C |
| Analog Reference & Sources | 2.5-V VREF (8 ppm/°C drift), two excitation current sources (50–1000 µA, ±0.2% matching), VBIAS generator |
| Communication Interfaces | CAN 2.0B (1 Mbps), 6× SCI (asynchronous/clock-sync/smart card), 1× I2C (400 kbps), 1× RSPI (16 Mbps) |
| Operating Range | 1.8–5.5 V supply, –40°C to +85°C (D-version), 100-pin LFQFP (14 × 14 mm, 0.5 mm pitch) |
Pinout & Package
Package: PLQP0100KB-B - 100-pin Low-Profile Quad Flat Package, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core digital supply (1.8–5.5 V); separate AVCC0 (4.5–5.5 V) required for 12-bit ADC operation |
| HVAIN0–HVAIN3 | Analog input | ±10-V tolerant high-voltage differential inputs for DSADB; support direct connection to strain gauges and RTDs |
| IEXC0 / IEXC1 | Excitation current output | Matched 50–1000 µA current sources with disconnect detection; enable 4-wire sensor biasing |
| VREFH / VREFL | ADC reference | External reference inputs for DSADB; internal 2.5-V reference available as alternative |
| MTU0–MTU5 | PWM / capture / timer I/O | 16-bit multi-function timer channels supporting complementary PWM, phase counting, and A/D trigger generation |
| SCI0–SCI9 / SCI12 | Serial interface | Asynchronous/clock-sync SCI ports; SCI12 supports LIN protocol; SCI0–SCI9 support bit-rate modulation |
| RSCAN_TX / RSCAN_RX | CAN transceiver interface | Dedicated differential CAN bus pins compliant with ISO 11898-1; support up to 1 Mbps data rate |
| POE0#–POE3# | Port output enable | Controls high-impedance state of MTU waveform outputs during sleep or fault conditions |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Hardware-assisted self-test for ADC, clock accuracy (CAC), IWDT, RAM (via DOC), and analog disconnect detection |
| Event Link Controller (ELC) | Direct hardware triggering between peripherals (e.g., MTU → DSADB start) without CPU intervention or interrupt latency |
| Delta-Sigma ADC Filtering | Configurable sinc filters (4th/5th order, cascaded options) enabling simultaneous 50/60 Hz line rejection at 10/54 SPS |
| Low-Power Operation | Three low-power modes (sleep/deep sleep/software standby); LPT runs from sub-clock during software standby |
| High-Voltage Analog Input | Four ±10-V HVAIN pins with integrated fault detection, disconnect assist, and rail-to-rail PGA bypass capability |
| On-Chip Voltage Reference | 2.5-V VREF with 8 ppm/°C drift over –40°C to +85°C and ±10 mA drive capability for external circuitry |
Applications
| Energy Metering | Industrial Load Cell Interface |
|---|---|
Use Scenario: Three-phase kWh meter with Class 0.2 accuracy requirements under varying grid harmonics and temperature. IC Role / Device Role / Timing Role: Primary analog acquisition MCU handling metrology-grade delta-sigma sampling, harmonic analysis, and secure firmware updates via CAN. Use Value: 24-bit DSADB with simultaneous 50/60 Hz rejection eliminates need for external notch filters; built-in VREF and excitation sources reduce BOM count by ≥4 precision components. | Use Scenario: Factory-floor weigh scale with 0.01% full-scale resolution across –20°C to +70°C ambient. IC Role / Device Role / Timing Role: Sensor signal conditioner and controller managing bridge excitation, ratiometric measurement, temperature compensation, and HMI communication. Use Value: Matched IEXC sources (±0.2%) and ultra-low PGA drift (1 ppm/°C) ensure stable gain calibration; 125 kSPS sampling enables real-time vibration filtering. |
| Isolated Current/Voltage Sensing | Smart Grid Sensor Node |
Use Scenario: DIN-rail mounted CT/PT interface module with galvanic isolation and local edge processing. IC Role / Device Role / Timing Role: Isolated analog front-end processor acquiring high-fidelity current/voltage waveforms and performing RMS, THD, and zero-crossing detection. Use Value: ±10-V HVAIN pins accept direct output from isolated amplifiers; ELC-triggered synchronized sampling ensures precise phase alignment across multiple channels. | Use Scenario: Wireless transformer monitoring node measuring winding temperature, oil level, and partial discharge signatures. IC Role / Device Role / Timing Role: Low-power sensor fusion hub integrating DSADB, 12-bit ADC, temperature sensor, and CAN/LIN for backhaul communication. Use Value: Software standby mode with LPT wake-up reduces average current to <10 µA; built-in CRC and DOC accelerate secure firmware OTA validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E5NDFP#50 | Same package and core, but 5-V analog input range (vs. ±10 V), 31.25 kSPS max DSADB sampling rate | Suitable for lower dynamic range sensors (e.g., thermocouples, 4–20 mA loops) where ±10-V tolerance is unnecessary | Select when cost sensitivity outweighs need for high-voltage sensor interfacing and higher sampling throughput |
| R5F523E6LGFP#50 | Same package and analog specs, but 256 KB flash / 32 KB RAM (vs. 128 KB / 16 KB) and G-version (–40°C to +105°C) | Required for extended temperature environments (e.g., outdoor smart meters, motor drives) and larger firmware with OTA or encryption stacks | Choose when application demands wider temperature range or >128 KB code space for advanced algorithms or safety certification layers |
Compared with R5F523E5NDFP#50, the R5F523E5LGFP#50 provides double the DSADB sampling rate and ±10-V input headroom critical for unamplified bridge sensors; versus R5F523E6LGFP#50, it trades flash/RAM capacity and extended temperature rating for lower cost and power in standard industrial environments.
Availability
R5F523E5LGFP#50 is available at Aetrix Electronics and suitable for energy metering, industrial weighing systems, and isolated sensor signal conditioning requiring stable component supply, long-term lifecycle support, and guaranteed D-version (–40°C to +85°C) qualification.
Supply support for R5F523E5LGFP#50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX23E-B Group targets high-accuracy measurement applications - integrating metrology-grade analog front-ends, safety-certifiable peripherals, and real-time processing in a single chip to replace discrete sensor interface + MCU architectures.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in R5F523E5LGFP#50?
The R5F523E5LGFP#50 supports a maximum sampling rate of 125 kSPS for its 24-bit delta-sigma ADC (DSADB) when operating with fMOD = 4 MHz. This rate is achievable with reduced resolution; at full 24-bit effective resolution, the optimal rate is 3.8 SPS. The device offers programmable data rates from 3.8 SPS to 125 kSPS, selectable per channel via configuration registers.
Does R5F523E5LGFP#50 support IEC60730 Class B compliance out of the box?
The R5F523E5LGFP#50 includes dedicated hardware features to support IEC60730 Class B compliance - including self-diagnostic functions for the A/D converter, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT), RAM test assistance using the DOC, and analog input disconnect detection. Full certification requires system-level implementation and validation, but the R5F523E5LGFP#50 provides the necessary on-chip building blocks.
What are the key differences between R5F523E5LGFP#50 and R5F523E5NDFP#50?
The R5F523E5LGFP#50 and R5F523E5NDFP#50 share identical package (100-pin LFQFP), CPU, and peripheral set, but differ in analog specifications: R5F523E5LGFP#50 supports ±10-V input range and 125 kSPS DSADB sampling, while R5F523E5NDFP#50 is limited to 5-V input and 31.25 kSPS. Both are D-version (–40°C to +85°C) with 128 KB flash and 16 KB RAM.
Can R5F523E5LGFP#50 operate with a single 3.3-V supply across all domains?
Yes - the R5F523E5LGFP#50 operates from a single 1.8–5.5-V VCC supply for digital logic, while AVCC0 must be supplied at 4.5–5.5 V to guarantee full performance of the 12-bit SAR ADC (S12ADE). For applications using only the 24-bit DSADB, AVCC0 may be supplied at 1.8–5.5 V. The device supports flexible power domain partitioning to optimize noise isolation and efficiency.
Which communication interfaces in R5F523E5LGFP#50 support hardware flow control or automatic baud rate detection?
The R5F523E5LGFP#50 SCI modules (SCI0–SCI9, SCI12) support hardware flow control via RTS/CTS signals and include an on-chip baud rate generator with bit-rate modulation capability for robust asynchronous communication. Automatic baud rate detection is not implemented; however, the CAC module enables precise clock accuracy monitoring to maintain timing integrity across temperature and voltage variations.
R5F523E5LGFP#50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX23E-B
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 8x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E5LGFP#50 FAQ
1.How can I place an order for R5F523E5LGFP#50 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E5LGFP#50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E5LGFP#50 reliable?
The price and inventory of R5F523E5LGFP#50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E5LGFP#50 is usually 5 days.
3.What payment methods are accepted for R5F523E5LGFP#50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E5LGFP#50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E5LGFP#50?
R5F523E5LGFP#50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E5LGFP#50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E5LGFP#50?
For technical support, including R5F523E5LGFP#50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E5LGFP#50 requirements.
6.How does Aetrix verify that R5F523E5LGFP#50 is sourced from the original manufacturer or authorized distributors?
All R5F523E5LGFP#50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E5LGFP#50 meets industry standards.
7.What is the process for return or replacement of R5F523E5LGFP#50?
All R5F523E5LGFP#50 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E5LGFP#50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E5LGFP#50 part is unused and in its original packaging.
Return procedure for R5F523E5LGFP#50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E5LGFP#50 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

