Renesas R5F523E5NDFP#10
- Part No.:
- R5F523E5NDFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F523E5NDFP#10.pdf
- Description:
- 32BIT MCU RX23E-B 128K LFQFP100
- Quantity:
- Payment:

- Shipping:

Inventory:3,499
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E5NDFP#10 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision analog measurement in industrial sensing applications. It integrates a 24-bit delta-sigma ADC with 31.25 kSPS max sampling rate, ±5-V input range, rail-to-rail programmable gain instrumentation amplifier (gain = 1–128), on-chip excitation current sources (50–1000 µA), and 2.5-V low-drift voltage reference (8 ppm/°C). Operating at up to 32 MHz, it delivers 64 DMIPS and includes CAN, SCI, I²C, and RSPI interfaces.
For engineers reviewing the R5F523E5NDFP#10 datasheet, R5F523E5NDFP#10 pinout, R5F523E5NDFP#10 application, or R5F523E5NDFP#10 equivalent, key selection criteria include its 31.25 kSPS delta-sigma ADC performance at ±5 V full-scale, integrated PGA and excitation sources for bridge sensor conditioning, CAN interface compliance with ISO 11898-1, and support for IEC 60730 safety diagnostics including RAM test assistance and A/D self-diagnostic functions.
Technical Context
The R5F523E5NDFP#10 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and IEEE 754-compliant 32-bit FPU - enabling real-time floating-point computation for sensor linearization and compensation algorithms. Its analog subsystem centers on the DSADB unit, synchronized to PCLKC (≤16 MHz), with configurable sinc filters and simultaneous 50/60 Hz rejection at 10/54 SPS.
Digital peripheral coordination is managed by the Event Link Controller (ELC), allowing autonomous trigger routing (e.g., MTU timer → DSAD conversion start) without CPU intervention, while the 4-channel DMAC and DTC offload data movement from the 24-bit ADC output buffers to SRAM or flash. Power management includes three low-power modes and a software standby state sustained by the LPT running from the 32.768-kHz sub-clock.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 64 DMIPS @ 32 MHz |
| Max Operating Frequency | 32 MHz - enables real-time control loop execution within ≤31.25 µs intervals |
| Flash / SRAM / Data Flash | 128 KB on-chip flash (no wait states @ 32 MHz), 16 KB SRAM, 8 KB data flash (1M erase cycles) |
| 24-bit Delta-Sigma ADC | 31.25 kSPS max sampling rate, ±5-V input range, 24-bit resolution with sinc filter options |
| PGA & Excitation | Rail-to-rail PGA (gain = 1–128), two programmable excitation current sources (50–1000 µA, ±0.2% matching) |
| Voltage Reference | 2.5 V ±1%, 8 ppm/°C drift over –40°C to +85°C, ±10 mA output capability |
| Communication Interfaces | 1× CAN (ISO 11898-1, up to 1 Mbps), 6× SCI, 1× I²C (400 kbps), 1× RSPI (16 Mbps) |
Pinout & Package
Package: PLQP0100KB-B - 100-pin Low-Profile Quad Flat Package, 14 mm × 14 mm, 0.5 mm pitch, lead-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core logic supply (1.8–5.5 V); separate AVCC0 (4.5–5.5 V) required for 12-bit ADC and analog front end |
| HVAIN0–HVAIN3 | Analog input | ±5-V tolerant high-voltage differential inputs for bridge sensor connections |
| IEXC0 / IEXC1 | Excitation current output | Programmable current sources (50–1000 µA) for RTD or load cell biasing |
| DSAD_VREFH / DSAD_VREFL | Delta-sigma ADC reference | Accepts external reference or internal 2.5-V reference; enables ratiometric measurement stability |
| CAN_TX / CAN_RX | CAN bus interface | Differential transmit/receive pins compliant with ISO 11898-1 physical layer requirements |
| MTU0A / MTU0B | PWM/complementary output | High-precision PWM generation with dead-time control for motor or power stage driving |
Key Features
| Feature | Design Value |
|---|---|
| IEC 60730 Safety Support | Hardware-assisted RAM test (via DOC), A/D converter self-diagnostic, clock accuracy monitoring (CAC), and IWDT disconnect detection |
| Simultaneous 50/60 Hz Rejection | Configurable digital filtering (sinc⁴ + sinc⁴ or sinc⁵ + sinc¹) achieves >80 dB rejection at 10/54 SPS output rates |
| Low-Drift Analog Front End | PGA offset drift = 4 nV/°C (gain = 64–128), gain drift = 1 ppm/°C (gain = 1–16), enabling stable precision measurements over temperature |
| Event-Driven Operation | ELC enables direct hardware linking (e.g., TMR overflow → DSAD conversion start), eliminating interrupt latency and CPU wake-up overhead |
| Flexible Power Management | Three low-power modes (Sleep, Deep Sleep, Software Standby); LPT continues counting during standby using sub-clock oscillator |
Applications
| Industrial Load Cell Interface | Smart Pressure Transmitter |
|---|---|
|
Use Scenario: High-accuracy weight measurement in platform scales and batching systems requiring <0.01% FS linearity and thermal stability. IC Role / Device Role / Timing Role: Primary signal conditioner and controller - conditions mV-level bridge output via PGA and excitation sources, performs 24-bit sigma-delta conversion, executes digital compensation, and communicates via CAN. Use Value: Integrated ±5-V HVAIN pins, matched excitation currents (±0.2%), and 4 nV/°C PGA offset drift eliminate external signal chain components and reduce calibration effort across –40°C to +85°C. |
Use Scenario: Field-mounted pressure sensor with HART or CAN FD communication, operating in hazardous environments with wide temperature swings. IC Role / Device Role / Timing Role: Sensor fusion MCU - acquires pressure via strain gauge, monitors temperature via on-chip sensor (±5°C), executes linearization, and manages dual-interface communication (SCI + CAN). Use Value: On-chip 2.5-V reference (8 ppm/°C), simultaneous 50/60 Hz rejection, and IEC 60730 diagnostic support enable SIL-2 functional safety compliance without external supervisors. |
| Programmable Logic Controller (PLC) Analog Input Module | Energy Metering Front End |
|
Use Scenario: Modular I/O card for DIN-rail PLCs requiring 8-channel 24-bit analog input with isolation and diagnostics. IC Role / Device Role / Timing Role: Precision acquisition engine - multiplexes up to 8 differential channels via AMUX, applies per-channel PGA gain, and streams data via DMAC to application processor over SCI or RSPI. Use Value: 8-channel DSAD with independent configuration, background operation (BGO) for data flash writes during acquisition, and voltage fault detection on all analog inputs ensure continuous, reliable data capture. |
Use Scenario: Revenue-grade electricity meter requiring metrology-grade ADC performance, tamper detection, and secure firmware updates. IC Role / Device Role / Timing Role: Metrology co-processor - digitizes current/voltage transformers with 24-bit resolution, computes RMS, harmonics, and energy, and validates integrity via CRC and DOC. Use Value: Dual ADC system (24-bit DSAD + 12-bit S12AD) supports fast transient capture and high-resolution steady-state measurement; 1.4 µs 12-bit conversion enables cycle-by-cycle overcurrent detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog measurement MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E5LDFP#10 | Same package and core, but supports ±10-V analog input range and 125 kSPS sampling rate | Required for higher-voltage sensor interfaces (e.g., 10-V strain gauges) and faster acquisition needs | Select when full-scale input exceeds ±5 V or >31.25 kSPS sampling is needed; otherwise R5F523E5NDFP#10 offers optimal cost/performance for ±5-V industrial sensors |
| ADUCM360BCPZ-RL7 | ARM Cortex-M3 core, 24-bit ΣΔ ADC (3.75–3900 SPS), integrated 4-mA loop driver, no CAN or ELC | Targeted at 4–20 mA loop-powered transmitters; lacks event-driven autonomy and industrial networking | Choose for loop-powered field devices where low quiescent current and DAC+driver integration outweigh need for CAN or complex timing coordination |
Compared with R5F523E5LDFP#10, the R5F523E5NDFP#10 trades maximum sampling rate and input voltage range for lower system cost and reduced layout complexity in ±5-V applications; versus ADUCM360, it provides superior real-time control infrastructure, deterministic event routing, and native CAN connectivity essential for distributed industrial networks.
Availability
R5F523E5NDFP#10 is available at Aetrix Electronics and suitable for industrial sensor interfaces, programmable logic controller (PLC) analog input modules, smart pressure transmitters, and energy metering front ends requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F523E5NDFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT applications.
The RX23E-B Group - including the R5F523E5NDFP#10 - was designed specifically for high-accuracy sensor signal conditioning and industrial measurement, integrating precision analog peripherals, safety diagnostics, and real-time control capabilities in a single chip.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in the R5F523E5NDFP#10?
The R5F523E5NDFP#10 supports a maximum sampling rate of 31.25 kSPS for its 24-bit delta-sigma ADC. This rate is achieved with fMOD = 4 MHz and applies to configurations using fourth-order sinc filtering. Lower rates (e.g., 10 SPS or 54 SPS) enable simultaneous 50 Hz/60 Hz rejection. The R5F523E5NDFP#10 does not support the 125 kSPS mode found in 'L' or 'K' variants.
Does the R5F523E5NDFP#10 include a CAN interface, and what standard does it comply with?
Yes, the R5F523E5NDFP#10 integrates one channel of the RSCAN CAN module compliant with ISO 11898-1 for standard and extended frames, supporting bit rates up to 1 Mbps. It includes 16 message boxes and supports loopback, self-test, and error counters - making it suitable for industrial fieldbus communication in distributed control systems.
What analog input voltage range is supported by the R5F523E5NDFP#10?
The R5F523E5NDFP#10 supports a ±5-V analog input range on its HVAIN pins, as indicated by the 'N' suffix in its part number per Renesas' naming convention. It does not support the ±10-V range offered by 'L' or 'K' variants. This range is optimized for common industrial bridge sensors and strain gauges operating with 5-V excitation.
How does the R5F523E5NDFP#10 support functional safety standards like IEC 60730?
The R5F523E5NDFP#10 includes hardware-assisted features for IEC 60730 Class B compliance: A/D converter self-diagnostic, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with disconnect detection, RAM test assistance via the Data Operation Circuit (DOC), and voltage detector circuits for analog supply monitoring - all documented in the device's safety manual.
What is the operating temperature range specified for the R5F523E5NDFP#10?
The R5F523E5NDFP#10 is rated for an operating ambient temperature range of –40°C to +85°C, denoted by the 'D' suffix in its part number. This industrial-grade rating ensures reliable operation in factory automation, process control, and outdoor equipment environments without derating.
R5F523E5NDFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX23E-B
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 8x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E5NDFP#10 FAQ
1.How can I place an order for R5F523E5NDFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E5NDFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E5NDFP#10 reliable?
The price and inventory of R5F523E5NDFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E5NDFP#10 is usually 5 days.
3.What payment methods are accepted for R5F523E5NDFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E5NDFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E5NDFP#10?
R5F523E5NDFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E5NDFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E5NDFP#10?
For technical support, including R5F523E5NDFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E5NDFP#10 requirements.
6.How does Aetrix verify that R5F523E5NDFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F523E5NDFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E5NDFP#10 meets industry standards.
7.What is the process for return or replacement of R5F523E5NDFP#10?
All R5F523E5NDFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E5NDFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E5NDFP#10 part is unused and in its original packaging.
Return procedure for R5F523E5NDFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E5NDFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

