Renesas R5F523E5NDFP#50
- Part No.:
- R5F523E5NDFP#50
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F523E5NDFP#50.pdf
- Description:
- 32BIT MCU RX23E-B 128K LFQFP100
- Quantity:
- Payment:

- Shipping:

Inventory:3,304
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E5NDFP#50 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision analog measurement in industrial sensing and metering applications. It integrates a 24-bit delta-sigma ADC with 31.25 kSPS max sampling rate, ±5-V input range, rail-to-rail programmable gain instrumentation amplifier (gain = 1–128), on-chip excitation current sources (50–1000 µA), and 128 KB flash/16 KB SRAM. It operates at up to 32 MHz across –40°C to +85°C.
For engineers reviewing the R5F523E5NDFP#50 datasheet, R5F523E5NDFP#50 pinout, R5F523E5NDFP#50 application, or R5F523E5NDFP#50 equivalent, key selection criteria include its 31.25 kSPS delta-sigma ADC performance, ±5-V HVAIN input capability, integrated PGA and excitation sources for bridge sensor interfaces, CAN 2.0B compliance, and LFQFP-100 package compatibility with industrial PCB layouts.
Technical Context
The R5F523E5NDFP#50 implements the RXv2 CPU core with IEEE 754-compliant 32-bit FPU, memory protection unit (MPU), and event link controller (ELC) enabling interrupt-free peripheral coordination. Its analog subsystem centers on the DSADB module, synchronized to PCLKC (≤16 MHz), with fourth- and fifth-order sinc digital filters supporting simultaneous 50/60 Hz rejection at 10/54 SPS.
It features dual A/D converters: the 24-bit DSADB for high-resolution low-speed measurements and an 8-channel 12-bit S12ADE (1.4 µs conversion) for auxiliary signals. The analog front end includes ±10-V-capable HVAIN pins (though R5F523E5NDFP#50 supports only ±5 V per datasheet Table 1.3), bias voltage generator, and voltage reference (2.5 V, 8 ppm/°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture, 32 MHz max, 64 DMIPS, IEEE 754 FPU, MPU |
| Flash / RAM / Data Flash | 128 KB on-chip flash (no wait states @32 MHz), 16 KB SRAM, 8 KB data flash (1M erase cycles) |
| 24-bit Delta-Sigma ADC | 31.25 kSPS max sampling rate, ±5-V input range, 24-bit resolution, sinc4/sinc5 filtering |
| Programmable Gain IA | Rail-to-rail PGA with gains 1–128, offset drift 4 nV/°C (gain=64–128), gain drift 1 ppm/°C |
| Excitation Current Sources | Two channels, 50–1000 µA output, ±0.2% matching, 5 ppm/°C drift matching |
| Communication Interfaces | CAN 2.0B (1 Mbps), 6× SCI, 1× I²C (400 kbps), 1× RSPI (16 Mbps), 1× RIIC |
| Operating Range | –40°C to +85°C, single 1.8–5.5 V supply, three low-power modes including software standby |
Pinout & Package
Package: PLQP0100KB-B - 100-pin Low-Profile Quad Flat Package, 14 mm × 14 mm, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core and I/O supply pins; requires local decoupling near each VCC–VSS pair |
| AVCC0 / AVSS0 | Analog power / Analog ground | Dedicated 4.5–5.5 V analog supply; separation from digital rails critical for ADC SNR |
| HVAIN0–HVAIN3 | High-voltage analog inputs | ±5-V differential/single-ended inputs; support direct connection to load cells and RTDs |
| IEXC0 / IEXC1 | Excitation current outputs | Programmable current sources for 4-wire bridge sensors; matched output minimizes common-mode error |
| DSAD_VREFH / DSAD_VREFL | Delta-sigma ADC reference | Accepts external reference or internal 2.5 V source; determines full-scale range and noise floor |
| MTU0–MTU5 | Multi-function timer I/O | 6× 16-bit channels supporting PWM, capture, phase counting, and A/D trigger generation |
| RSCAN_TX / RSCAN_RX | CAN bus interface | Differential CAN transceiver interface; requires external CAN PHY and termination |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous 50/60 Hz rejection | Enabled at 10/54 SPS output data rates via sinc filter configuration-critical for AC-coupled industrial environments |
| Self-diagnostic support for IEC 60730 | Hardware-assisted RAM test, A/D converter disconnect detection, clock accuracy monitoring, and IWDT validation |
| Background operation (BGO) | Data flash programming/erasing while CPU executes code-enables firmware updates without halting real-time tasks |
| Event Link Controller (ELC) | Direct hardware triggering between peripherals (e.g., MTU → DSAD start) eliminates ISR latency and CPU overhead |
| Low-side switch (LSW) | Integrated 10 Ω (max) switch for sensor excitation control or fault isolation-reduces BOM count and layout area |
Applications
| Industrial Weighing Systems | Energy Metering (Single-Phase) |
|---|---|
|
Use Scenario: High-accuracy weight measurement in platform scales and hopper load cells using 4-wire strain gauge bridges. IC Role / Device Role / Timing Role: Primary signal conditioner and controller: conditions mV-level bridge outputs via PGA and DSADB, computes weight values, manages CAN-based data reporting. Use Value: 31.25 kSPS sampling with sinc filtering enables stable 10,000+ count resolution under 50/60 Hz line noise; ±5-V HVAIN pins accept raw bridge outputs without external level-shifting. |
Use Scenario: Revenue-grade electricity metering with current transformer (CT) and shunt-based current sensing. IC Role / Device Role / Timing Role: Metrology engine: digitizes isolated CT outputs and shunt voltages, performs real-time RMS/power calculations using FPU, logs data to data flash. Use Value: On-chip excitation sources drive precision shunts; 24-bit ADC resolution and <4 nV/°C offset drift ensure Class 0.5 accuracy over temperature; BGO allows secure firmware updates during meter operation. |
| Process Temperature Monitoring | Smart Pressure Transmitters |
|
Use Scenario: DIN-rail mounted RTD/thermocouple transmitter with HART or CAN physical layer output. IC Role / Device Role / Timing Role: Sensor interface MCU: conditions Pt100/Pt1000 signals via PGA and DSADB, compensates for lead resistance, communicates diagnostics via SCI or CAN. Use Value: Programmable excitation currents (50–1000 µA) match optimal RTD drive levels; internal bias voltage generator simplifies 3-wire RTD wiring; LVDAb monitors supply integrity for fail-safe behavior. |
Use Scenario: 4–20 mA loop-powered pressure transmitter with digital diagnostics and field-upgradable firmware. IC Role / Device Role / Timing Role: Integrated analog front-end and controller: acquires piezoresistive bridge output, applies linearization and temperature compensation, drives 4–20 mA DAC or digital output. Use Value: Rail-to-rail PGA gain flexibility (×1–128) accommodates diverse bridge sensitivities; ±5-V HVAIN tolerance accepts unconditioned mV/V outputs; 16-bit R16DA provides precise analog output control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog measurement applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E5LDFP#50 | Same package and core, but supports ±10-V HVAIN input and 125 kSPS DSADB sampling | Required for higher dynamic range sensors (e.g., 10-V full-scale load cells) or faster transient capture | Select when >31.25 kSPS or >±5-V input range is needed; otherwise R5F523E5NDFP#50 offers cost-optimized performance |
| ADS131M04IPBSR | Dedicated 24-bit delta-sigma ADC (quad-channel, 64 kSPS), no MCU, SPI interface only | Used with external host MCU (e.g., ARM Cortex-M); lacks integrated PGA, excitation, or CAN | Choose for modular designs where analog and control functions are separated; R5F523E5NDFP#50 reduces component count and system latency |
Compared with R5F523E5LDFP#50, R5F523E5NDFP#50 trades ±10-V input and 125 kSPS for lower cost and identical integration of PGA, excitation, and CAN-making it ideal for ±5-V industrial sensors. Against ADS131M04IPBSR, it delivers full embedded control without external processor coordination or interface glue logic.
Availability
R5F523E5NDFP#50 is available at Aetrix Electronics and suitable for industrial weighing systems, energy metering devices, process temperature transmitters, and smart pressure transmitters requiring stable component supply and long-term production continuity.
Supply support for R5F523E5NDFP#50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX23E-B Group-including R5F523E5NDFP#50-is designed specifically for high-accuracy sensor signal conditioning and metrology, integrating precision analog front ends with robust real-time control and functional safety features.
FAQ
What is the maximum sampling rate supported by the 24-bit delta-sigma ADC in R5F523E5NDFP#50?
The R5F523E5NDFP#50 supports a maximum delta-sigma ADC sampling rate of 31.25 kSPS, as confirmed in Table 1.3 of the R01DS0402EJ0100 datasheet. This rate is achieved with fMOD = 4 MHz and applies specifically to the N-suffix variant (e.g., R5F523E5NDFP#50), distinguishing it from the L-suffix variants rated for 125 kSPS. The device maintains 24-bit effective resolution at lower rates such as 3.8 SPS.
Does R5F523E5NDFP#50 support ±10-V analog inputs?
No, R5F523E5NDFP#50 supports only ±5-V input range on its HVAIN pins, per Table 1.3 in the R01DS0402EJ0100 datasheet. The ±10-V capability is exclusive to L-suffix variants (e.g., R5F523E5LDFP#50). This limitation is part of the product segmentation-R5F523E5NDFP#50 targets cost-sensitive applications where ±5-V range suffices for most bridge and RTD sensors.
What communication interfaces are available on R5F523E5NDFP#50?
R5F523E5NDFP#50 integrates CAN 2.0B (1 Mbps), six SCI channels (asynchronous/clock-synchronous/smart card), one I²C interface (400 kbps, SMBus-compatible), one RSPI channel (16 Mbps), and one RIIC channel. All are confirmed in Table 1.2 and Figure 1.2 of the datasheet. No Ethernet, USB, or LIN is included-SCI12 supports LIN framing but R5F523E5NDFP#50 does not implement the full LIN protocol stack.
Is the R5F523E5NDFP#50 pin-compatible with other RX23E-B group MCUs in the same package?
Yes, R5F523E5NDFP#50 is pin-compatible with all other RX23E-B group MCUs in the PLQP0100KB-B (100-pin LFQFP) package, including R5F523E5LDFP#50 and R5F523E6NDFP#50. Pin functions are consistent across variants per Table 1.4 and Figure 1.1 of the datasheet. Firmware portability depends on enabled peripherals, but hardware layout reuse is fully supported.
What is the operating temperature range for R5F523E5NDFP#50?
R5F523E5NDFP#50 is a D-version device rated for operation from –40°C to +85°C ambient temperature, as specified in Table 1.3 and Figure 1.1 of the R01DS0402EJ0100 datasheet. This qualifies it for industrial environments but excludes extended-temperature applications requiring the G-version (–40°C to +105°C), such as under-hood automotive or high-ambient factory settings.
R5F523E5NDFP#50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX23E-B
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 8x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E5NDFP#50 FAQ
1.How can I place an order for R5F523E5NDFP#50 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E5NDFP#50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E5NDFP#50 reliable?
The price and inventory of R5F523E5NDFP#50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E5NDFP#50 is usually 5 days.
3.What payment methods are accepted for R5F523E5NDFP#50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E5NDFP#50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E5NDFP#50?
R5F523E5NDFP#50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E5NDFP#50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E5NDFP#50?
For technical support, including R5F523E5NDFP#50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E5NDFP#50 requirements.
6.How does Aetrix verify that R5F523E5NDFP#50 is sourced from the original manufacturer or authorized distributors?
All R5F523E5NDFP#50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E5NDFP#50 meets industry standards.
7.What is the process for return or replacement of R5F523E5NDFP#50?
All R5F523E5NDFP#50 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E5NDFP#50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E5NDFP#50 part is unused and in its original packaging.
Return procedure for R5F523E5NDFP#50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E5NDFP#50 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

