My Inquiry
My Account
Renesas R5F523E5NGFP#10
- Part No.:
- R5F523E5NGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F523E5NGFP#10.pdf
- Description:
- 32BIT MCU RX23E-B 128K LFQFP100
- Quantity:
- Payment:
- Shipping:
Inventory:1,103
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E5NGFP#10 from Renesas is a 32-bit RXv2 core MCU optimized for high-precision industrial sensing, featuring a 24-bit delta-sigma ADC with 31.25 kSPS sampling rate, ±5-V analog input range, 128 KB flash, 16 KB SRAM, and integrated CAN 2.0B interface. It operates at up to 32 MHz (64 DMIPS), includes single-precision FPU, MPU, and low-power modes - deployed in load cell signal conditioning, smart sensor nodes, and industrial process controllers.
For engineers reviewing the R5F523E5NGFP#10 datasheet, R5F523E5NGFP#10 pinout, R5F523E5NGFP#10 application, or R5F523E5NGFP#10 equivalent, key selection criteria include its 31.25 kSPS delta-sigma ADC performance at ±5 V full-scale, CAN bus integration for fieldbus connectivity, 100-pin LFQFP package with 58 GPIOs, and IEC60730-compliant self-test features for functional safety-critical designs.
Technical Context
The R5F523E5NGFP#10 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions - enabling deterministic real-time execution at 32 MHz. Its analog subsystem centers on a dedicated DSAD module synchronized to PCLKC (≤16 MHz), supporting fourth- and fifth-order sinc filters, simultaneous 50/60 Hz rejection, and PGA gain ×1–×128 with 11 nVRMS noise at gain=128.
Digital peripheral coordination is handled by the Event Link Controller (ELC), allowing timer-triggered ADC conversions, PWM generation, and CAN message transmission without CPU intervention - critical for low-latency control loops during sleep mode operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 64 DMIPS @ 32 MHz, IEEE 754-compliant FPU, and memory protection unit (MPU) |
| Flash / RAM | 128 KB on-chip flash (no wait states @ 32 MHz); 16 KB SRAM (no wait states) |
| Delta-Sigma ADC | 24-bit resolution, 31.25 kSPS max sampling rate, ±5-V input range, fourth/fifth-order sinc filtering |
| PGA Performance | Rail-to-rail programmable gain instrumentation amplifier (gain = 1–128); 11 nVRMS input-referred noise @ gain=128 |
| CAN Interface | Single-channel RSCAN module compliant with ISO 11898-1, supports 1 Mbps data rate and standard/extended frames |
| Package & Temp | 100-pin LFQFP (PLQP0100KB-B), 14 × 14 mm, 0.5 mm pitch; operating temperature: –40°C to +85°C (D version) |
| Power Supply | Single 1.8–5.5 V VCC supply; AVCC0 = 4.5–5.5 V for analog section; supports three low-power modes |
Pinout & Package
Package: PLQP0100KB-B - 100-pin Low-profile Quad Flat Package, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual VCC pins (pins 1, 100) and multiple VSS (pins 2, 3, 99, etc.) ensure stable core/analog domain decoupling |
| P00–P07, P10–P17, etc. | General-purpose I/O | 58 configurable GPIOs with 5-V tolerance on 6 pins; support pull-up, open-drain, and MPC-driven peripheral functions |
| AD0–AD7, HVAIN0–HVAIN1 | Analog inputs | 8 differential/16 single-ended delta-sigma ADC inputs; HVAIN pins accept ±5 V directly without external level shift |
| TXD0/RXD0, CANH/CANL | SCI0 serial / CAN transceiver | SCI0 (pins 48/49) enables UART debug; CANH/CANL (pins 71/72) provide direct ISO 11898-1 bus interface |
| CLKIN/CLKOUT, X1/X2 | External clock interface | Supports 1–20 MHz main oscillator (X1/X2) and external clock input (CLKIN) for precise timing synchronization |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Hardware-assisted self-diagnostic for ADC, clock accuracy (CAC), IWDT, RAM test (DOC), and disconnect detection |
| Delta-Sigma ADC Flexibility | Configurable digital filters (sinc4/sinc5), simultaneous 50/60 Hz rejection, offset/gain calibration, and ±5-V HVAIN input |
| Low-Power Operation | Software standby mode with LPT running on sub-clock; deep sleep with RTC active; 3 power control modes (high/mid/low speed) |
| Event-Driven Architecture | ELC enables autonomous peripheral chaining (e.g., MTU trigger → DSAD conversion → CAN transmit) without CPU wake-up |
| Analog Front-End Integration | On-chip 2.5 V voltage reference (8 ppm/°C drift), dual excitation current sources (50–1000 µA, ±0.2% matching), and bias voltage generator |
Applications
| Industrial Load Cell Interface | Smart Flow Meter Controller |
|---|---|
|
Use Scenario: High-accuracy weight measurement in platform scales and batching systems using strain-gauge bridges. IC Role / Device Role / Timing Role: Primary signal processor: conditions mV-level bridge output via PGA, digitizes with 24-bit DSAD, compensates temperature drift, and transmits calibrated mass data over CAN. Use Value: Achieves ≤0.005% full-scale linearity error using on-chip offset/gain calibration and 31.25 kSPS oversampling - eliminating external precision op-amps and discrete ADCs. |
Use Scenario: Ultrasonic or Coriolis flow meter with real-time fluid density and velocity computation. IC Role / Device Role / Timing Role: Dual-role controller: acquires analog sensor signals (differential pressure, temperature) and executes floating-point flow algorithms using RXv2 FPU and ELC-synchronized timers. Use Value: Enables closed-loop control at 100 Hz update rate using background DSAD filtering and hardware CRC for sensor data integrity - reducing firmware complexity and latency. |
| Programmable Logic Controller I/O Module | Energy Monitoring Sensor Node |
|
Use Scenario: DIN-rail mounted analog input module for PLC backplanes accepting 0–10 V / 4–20 mA field signals. IC Role / Device Role / Timing Role: Signal acquisition hub: routes HVAIN inputs, applies PGA gain, performs 50/60 Hz rejection, and forwards processed values via CANopen protocol stack. Use Value: Supports Class 0.1 accuracy class per IEC 61000-4-30 using simultaneous mains-frequency rejection and ±5-V input tolerance - no external anti-aliasing filters required. |
Use Scenario: Three-phase energy meter with harmonic analysis and tamper detection in smart grid edge devices. IC Role / Device Role / Timing Role: Precision metrology engine: samples voltage/current transformers at 31.25 kSPS, computes RMS, THD, and power factor using FPU-accelerated FFT kernels. Use Value: Meets IEC 62053-22 Class 0.5S accuracy with on-chip 2.5 V reference (8 ppm/°C) and excitation current sources for CT biasing - minimizing BOM cost and calibration effort. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision sensing MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E5LGFP#10 | Same package and core; supports ±10-V HVAIN input and LCD driver (R5F523E5NGFP#10 lacks LCD) | Required for ±10-V sensor interfaces (e.g., high-voltage shunt monitoring); unnecessary if only ±5-V inputs used | Select R5F523E5LGFP#10 when higher analog input range or display integration is needed; otherwise R5F523E5NGFP#10 reduces cost and software overhead. |
| R5F523E6NGFP#10 | 256 KB flash / 32 KB RAM vs. 128 KB / 16 KB; identical ADC specs, package, and temperature grade | Suitable for larger firmware (e.g., embedded web server, OTA updates) while retaining same analog performance and footprint | Choose R5F523E6NGFP#10 when application requires >128 KB code space or future-proofing for feature expansion without PCB change. |
Compared with R5F523E5NGFP#10, R5F523E5LGFP#10 adds ±10-V input capability and LCD support at no clock or power penalty, while R5F523E6NGFP#10 doubles memory capacity with identical analog and timing characteristics - enabling scalable design reuse across product tiers.
Availability
R5F523E5NGFP#10 is available at Aetrix Electronics and suitable for industrial automation, smart metering, and precision test equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F523E5NGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX23E-B Group - including R5F523E5NGFP#10 - was designed specifically for high-accuracy sensor signal conditioning in industrial measurement systems, integrating metrology-grade analog front-ends with real-time MCU processing and functional safety features.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in R5F523E5NGFP#10?
The R5F523E5NGFP#10 supports a maximum delta-sigma ADC sampling rate of 31.25 kSPS, achieved with a 4 MHz modulator clock and appropriate sinc filter configuration. This rate applies to the ±5-V input range variant (denoted by 'N' in the part number) and enables high-resolution measurements for dynamic industrial sensors without aliasing in typical 50/60 Hz environments.
Does R5F523E5NGFP#10 include a CAN interface, and what standard does it support?
Yes, R5F523E5NGFP#10 integrates a single-channel RSCAN module compliant with ISO 11898-1, supporting both standard and extended CAN frames at data rates up to 1 Mbps. The CANH and CANL pins (71 and 72) are dedicated, enabling direct connection to physical transceivers for industrial fieldbus communication in distributed control systems.
What is the operating temperature range for R5F523E5NGFP#10?
R5F523E5NGFP#10 is rated for an operating ambient temperature range of –40°C to +85°C (D version). This specification is validated across all core and analog peripherals, including the 24-bit delta-sigma ADC, PGA, and CAN module - ensuring reliable performance in harsh industrial enclosures and outdoor metering applications.
Can R5F523E5NGFP#10 operate from a single 3.3-V supply, and what are the voltage requirements for its analog section?
Yes, R5F523E5NGFP#10 operates from a single 1.8–5.5 V VCC supply, making 3.3 V fully supported. However, its analog section (DSAD, PGA, VREF) requires AVCC0 = 4.5–5.5 V for full 24-bit performance and ±5-V input range operation - necessitating a separate 5-V rail or LDO for precision metrology use cases.
How does the Event Link Controller (ELC) enhance real-time performance in R5F523E5NGFP#10?
The ELC in R5F523E5NGFP#10 enables hardware-level peripheral triggering - for example, configuring an MTU2a timer overflow to automatically start a DSAD conversion and then trigger a CAN message transmission - all without CPU intervention or interrupt latency. This reduces jitter in control loops and extends low-power mode duration in battery-operated sensor nodes.
R5F523E5NGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX23E-B
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 8x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E5NGFP#10 FAQ
1.How can I place an order for R5F523E5NGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E5NGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E5NGFP#10 reliable?
The price and inventory of R5F523E5NGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E5NGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F523E5NGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E5NGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E5NGFP#10?
R5F523E5NGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E5NGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E5NGFP#10?
For technical support, including R5F523E5NGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E5NGFP#10 requirements.
6.How does Aetrix verify that R5F523E5NGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F523E5NGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E5NGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F523E5NGFP#10?
All R5F523E5NGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E5NGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E5NGFP#10 part is unused and in its original packaging.
Return procedure for R5F523E5NGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E5NGFP#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
