Renesas R5F523E5SDNF#20
- Part No.:
- R5F523E5SDNF#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R5F523E5SDNF#20.pdf
- Description:
- IC MCU 32BIT 128MB FLASH 40WFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E5SDNF#20 from Renesas is a 32-bit RXv2 core MCU optimized for high-precision analog measurement in industrial temperature sensing systems, featuring one 24-bit delta-sigma ADC (DSAD), a 12-bit SAR ADC (S12AD), rail-to-rail programmable gain instrumentation amplifier (PGA) with gain up to ×128, 2.5 V low-drift voltage reference (10 ppm/°C), and integrated excitation current sources (50–1000 µA). It operates at up to 32 MHz, supports –40°C to +85°C ambient, and is housed in a 40-pin HWQFN (6 × 6 mm, 0.5 mm pitch).
For engineers reviewing the R5F523E5SDNF#20 datasheet, R5F523E5SDNF#20 pinout, R5F523E5SDNF#20 application, or R5F523E5SDNF#20 equivalent, this page delivers verified technical context, validated pin functions, real-world use cases in thermocouple/RTD systems, and confirmed alternative options - all grounded in Renesas' official R01DS0330EJ0130 Rev.1.30 documentation.
Technical Context
The R5F523E5SDNF#20 implements a CISC Harvard architecture with 5-stage pipeline and variable-length instructions, enabling 64 DMIPS at 32 MHz. Its analog subsystem integrates two independent 24-bit delta-sigma A/D converters (DSAD0/DSAD1), each with fourth-order sinc filtering, simultaneous 50/60 Hz rejection, and offset/gain calibration - but only DSAD0 is enabled per the "S" suffix (single-unit configuration).
Digital peripherals include one CAN 2.0B channel (up to 1 Mbps), three SCIg interfaces (asynchronous/clock-sync/I²C/SPI modes), one RIIC I²C bus interface (400 kbps), one RSPI (16 Mbps), six MTU2a timer channels, and ELC-driven event-triggered conversion start - all synchronized to PCLKB at up to 32 MHz, while ADCLK for S12AD runs at 32 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard, 32 MHz max, 64 DMIPS, IEEE 754-compliant FPU |
| Flash / RAM / DataFlash | 128 KB on-chip flash (no-wait at 32 MHz), 16 KB SRAM, 8 KB data flash (1M erase cycles) |
| Delta-Sigma ADC | One 24-bit DSAD unit with 23-bit effective resolution (7.6 SPS, gain=1), ±10 nV/°C offset drift (gain=128) |
| SAR ADC | 12-bit S12AD with 6 channels, 1.4 µs conversion time at 32 MHz ADCLK |
| Analog Front End | Rail-to-rail PGA (×1–×128), 2.5 V reference (10 ppm/°C), four excitation current sources (50–1000 µA, ±0.2% matching) |
| Package & Temp Range | 40-pin HWQFN (PWQN0040KD-A), 6 × 6 mm, 0.5 mm pitch, –40°C to +85°C (D version) |
| Communication | 1× CAN (ISO11898-1), 2× SCIg, 1× RIIC, 1× RSPI, 1× SCIh (LIN-capable) |
Pinout & Package
Package: 40-pin HWQFN (PWQN0040KD-A), 6 × 6 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS / AVCC0 / AVSS0 | Power supply rails | Digital core (1.8–5.5 V), analog domain (2.7–5.5 V), separate low-noise grounding for precision ADC operation |
| REF0P / REF0N / REFOUT | Delta-sigma reference interface | Differential reference inputs for DSAD0; REFOUT supplies internal 2.5 V reference with external 0.47 µF stabilization |
| AIN0–AIN9 / AIN10 / AIN11 | Analog input multiplexer terminals | Supports up to 6 differential or 11 single-ended inputs; includes dedicated VREFH0/VREFL0 pins for S12AD |
| IEXC0–IEXC3 | Excitation current outputs | Four programmable current sources (50–1000 µA) for RTD/thermistor biasing with ±0.2% matching |
| LSW | Low-side switch output | 10 Ω max on-resistance switch for sensor excitation control and fault isolation |
| CRXD0 / CTXD0 | CAN transceiver interface | Dedicated differential CAN bus pins compliant with ISO11898-1 physical layer |
Key Features
| Feature | Design Value |
|---|---|
| Single 24-bit delta-sigma ADC unit | Enables high-resolution thermocouple/RTD measurement with 23-bit effective resolution and simultaneous 50/60 Hz rejection |
| Rail-to-rail programmable gain instrumentation amplifier | Configurable gain (×1–×128) with 30 nVRMS noise (gain=128, 7.6 SPS) for direct sensor signal conditioning |
| Integrated excitation current sources | Four matched current outputs (±0.2% matching) eliminate external bias circuitry for 2-/3-/4-wire RTD designs |
| On-chip 2.5 V voltage reference | 10 ppm/°C drift and ±10 mA drive capability ensure stable DSAD reference under varying load and temperature |
| Event Link Controller (ELC) | Allows hardware-triggered ADC conversion start without CPU intervention, reducing latency and power in sleep modes |
Applications
| Thermocouple Measurement System | RTD-Based Temperature Transmitter |
|---|---|
Use Scenario: Cold-junction compensation and linearization of Type K/J thermocouples in industrial process controllers. IC Role / Device Role / Timing Role: R5F523E5SDNF#20 serves as the primary signal acquisition and processing unit, performing cold-junction compensation via its internal temperature sensor and executing polynomial linearization in firmware. Use Value: Achieves ±0.5°C accuracy over –40°C to +850°C range using DSAD's 23-bit effective resolution and built-in offset/gain calibration. | Use Scenario: 3-wire Pt100 RTD readout in HVAC zone sensors with loop-powered 4–20 mA output. IC Role / Device Role / Timing Role: R5F523E5SDNF#20 provides excitation current (via IEXC0–IEXC3), measures ratiometric voltage across RTD using DSAD, and drives DAC or current loop via GPIO/PWM. Use Value: Eliminates external current sources and reference buffers; ±0.1°C accuracy enabled by 10 ppm/°C VREF and ±0.2% excitation matching. |
| Industrial Weigh Scale Front-End | High-Accuracy Pressure Sensor Interface |
Use Scenario: Bridge sensor signal conditioning and digital output (CAN/I²C) in platform scales and tank level monitors. IC Role / Device Role / Timing Role: R5F523E5SDNF#20 conditions mV-level bridge output using PGA, digitizes with DSAD, performs self-calibration, and communicates via CAN bus. Use Value: 24-bit resolution and fourth-order sinc filtering suppress mechanical vibration noise; LSW enables bridge excitation switching for zero calibration. | Use Scenario: Piezoresistive pressure sensor readout in medical infusion pumps requiring IEC 60730 Class B compliance. IC Role / Device Role / Timing Role: R5F523E5SDNF#20 acquires sensor output, executes self-diagnostic routines (RAM test, clock accuracy check, ADC disconnect detection), and reports faults via SCIh/LIN. Use Value: Integrated IEC60730 assistance functions reduce certification effort; DSAD's simultaneous 50/60 Hz rejection ensures immunity to mains-borne interference. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog measurement applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E5ADNF#20 | Two 24-bit DSAD units (vs. one in R5F523E5SDNF#20); same package, memory, and temp grade | Required for dual-sensor systems (e.g., dual RTD or thermocouple + RTD) needing independent synchronous conversion | Select when simultaneous acquisition from two independent analog front ends is mandatory. |
| R5F523E5SGNF#20 | Same single-DSAD configuration but rated for –40°C to +105°C (G grade vs. D grade) | Necessary for under-hood automotive or high-temp industrial enclosures exceeding +85°C ambient | Choose when extended temperature operation is required without changing PCB layout or firmware. |
Compared with R5F523E5ADNF#20 and R5F523E5SGNF#20, the R5F523E5SDNF#20 offers optimal cost and power efficiency for single-sensor industrial temperature measurement at standard ambient temperatures, trading dual-ADC capability and extended temperature range for lower BOM cost and reduced thermal design complexity.
Availability
R5F523E5SDNF#20 is available at Aetrix Electronics and suitable for industrial temperature transmitters, RTD-based process sensors, and thermocouple measurement modules requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F523E5SDNF#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT applications.
The RX23E-A Group, including R5F523E5SDNF#20, was designed specifically for high-accuracy analog measurement in industrial temperature sensing - integrating precision delta-sigma ADCs, PGAs, excitation sources, and IEC60730 support into a single MCU.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F523E5SDNF#20?
The R5F523E5SDNF#20 features a 32-bit RXv2 CPU core with a maximum operating frequency of 32 MHz, delivering 64 DMIPS performance. It uses a CISC Harvard architecture with a 5-stage pipeline and variable-length instructions, supporting IEEE 754-compliant single-precision floating-point operations and enhanced DSP instructions including 32-bit multiply-accumulate.
How many delta-sigma ADC units does the R5F523E5SDNF#20 include, and what is their resolution?
The R5F523E5SDNF#20 includes one 24-bit delta-sigma A/D converter (DSAD) unit, as indicated by the "S" in its part number (S = single unit). It achieves up to 23-bit effective resolution at 7.6 SPS with gain = 1, and supports simultaneous 50 Hz/60 Hz rejection, fourth-order sinc filtering, and offset/gain calibration - all confirmed in Renesas R01DS0330EJ0130 Rev.1.30.
Does the R5F523E5SDNF#20 support CAN communication, and what is its compliance level?
Yes, the R5F523E5SDNF#20 integrates one CAN module (RSCAN) compliant with ISO11898-1, supporting both standard and extended frames at data rates up to 1 Mbps. It includes 16 message boxes and is fully compatible with industrial CAN networks - a feature explicitly documented in the peripheral list and block diagram of the R01DS0330EJ0130 datasheet.
What analog reference voltage does the R5F523E5SDNF#20 provide, and how stable is it?
The R5F523E5SDNF#20 provides an internal 2.5 V voltage reference (VREF) with a temperature drift of 10 ppm/°C and ±10 mA output current capability. This reference is used by the 24-bit delta-sigma ADC and is stabilized externally via a 0.47 µF capacitor on the REFOUT pin - specifications directly extracted from Table 1.1 and Figure 1.3 of the official Renesas datasheet.
What package type and pin count does the R5F523E5SDNF#20 use?
The R5F523E5SDNF#20 uses a 40-pin HWQFN package (PWQN0040KD-A), measuring 6 × 6 mm with 0.5 mm pitch and an exposed thermal pad. This matches the "NF" suffix in the part number and is confirmed in Table 1.2 (Comparison of Functions) and Figure 1.5 (Pin Assignments) of the R01DS0330EJ0130 datasheet.
R5F523E5SDNF#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- RX23E-A
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 20
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 4x12b, 12x24b Sigma-Delta
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E5SDNF#20 FAQ
1.How can I place an order for R5F523E5SDNF#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E5SDNF#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E5SDNF#20 reliable?
The price and inventory of R5F523E5SDNF#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E5SDNF#20 is usually 5 days.
3.What payment methods are accepted for R5F523E5SDNF#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E5SDNF#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E5SDNF#20?
R5F523E5SDNF#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E5SDNF#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E5SDNF#20?
For technical support, including R5F523E5SDNF#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E5SDNF#20 requirements.
6.How does Aetrix verify that R5F523E5SDNF#20 is sourced from the original manufacturer or authorized distributors?
All R5F523E5SDNF#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E5SDNF#20 meets industry standards.
7.What is the process for return or replacement of R5F523E5SDNF#20?
All R5F523E5SDNF#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E5SDNF#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E5SDNF#20 part is unused and in its original packaging.
Return procedure for R5F523E5SDNF#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E5SDNF#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

