Renesas R5F523E6BDFL#50
- Part No.:
- R5F523E6BDFL#50
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F523E6BDFL#50.pdf
- Description:
- 32BIT MCU RX23E-B 256K LFQFP48 T
- Quantity:
- Payment:

- Shipping:

Inventory:1,448
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E6BDFL#50 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision industrial sensing and analog signal acquisition. It integrates a 24-bit delta-sigma ADC with 125 kSPS max sampling rate, ±5-V analog input range, rail-to-rail programmable gain instrumentation amplifier (gain = 1–128), on-chip excitation current sources (50–1000 µA), and 256 KB flash/32 KB SRAM - all operating at up to 32 MHz. It targets load cell, pressure sensor, and weigh scale front-end applications requiring low-drift, high-resolution measurement.
For engineers reviewing the R5F523E6BDFL#50 datasheet, R5F523E6BDFL#50 pinout, R5F523E6BDFL#50 application, or R5F523E6BDFL#50 equivalent, key selection criteria include its 48-pin LFQFP package (PLQP0048KB-B), absence of LCD controller, support for CAN, SCI, I²C, and RSPI interfaces, and built-in self-diagnostic features for IEC 60730 compliance in safety-critical measurement systems.
Technical Context
The R5F523E6BDFL#50 implements the RXv2 CPU core with IEEE 754-compliant 32-bit FPU, memory protection unit (MPU), and event link controller (ELC) enabling interrupt-free peripheral coordination. Its analog subsystem centers on the DSADB module - a 24-bit delta-sigma ADC with fourth- and fifth-order sinc filters, ±10-V-capable HVAIN pins (configured for ±5 V in this variant), and integrated PGA with 11 nVRMS noise at gain=128.
Power management includes three low-power modes (sleep, deep sleep, software standby), a low-power timer (LPT) active during standby, and voltage detection circuits (LVDAb) with 14-level programmability. Clocking supports main oscillator (1–20 MHz), sub-clock (32.768 kHz), PLL, and dedicated IWDT oscillator - with independent clock domains for system (ICLK), peripheral (PCLK), and ADC (PCLKC) operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture, 32 MHz max, 64 DMIPS, IEEE 754 FPU, MPU, 5-stage pipeline |
| Flash / RAM / Data Flash | 256 KB on-chip flash (no wait states @32 MHz), 32 KB SRAM, 8 KB data flash (1M erase/write cycles) |
| 24-bit Delta-Sigma ADC | 8-channel differential input, 125 kSPS max sampling rate, ±5-V input range, 24-bit effective resolution @3.8 SPS |
| Programmable Gain Amplifier | Rail-to-rail PGA with gains 1–128, 11 nVRMS noise (gain=128, 3.8 SPS), offset drift 4 nV/°C (gain=64–128) |
| Analog Front End | Two 50–1000 µA excitation current sources (±0.2% matching), 2.5 V ±8 ppm/°C reference, ±5-V HVAIN inputs |
| Communication Interfaces | CAN (ISO 11898-1, 1 Mbps), 6× SCI, 1× I²C (400 kbps), 1× RSPI (16 Mbps), no LCD controller |
| Package & Temp Range | 48-pin LFQFP (PLQP0048KB-B), 7 × 7 mm, 0.5 mm pitch; industrial grade (–40°C to +85°C) |
Pinout & Package
Package: PLQP0048KB-B - 48-pin Low-profile Quad Flat Package, 7 mm × 7 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core and I/O supply (1.8–5.5 V); separate AVCC0/AVSS0 required for analog section (4.5–5.5 V) |
| HVAIN0–HVAIN3 | Analog input | High-voltage analog inputs supporting ±5 V differential/pseudo-differential acquisition with disconnect detection |
| IEXC0 / IEXC1 | Excitation current output | Programmable current sources (50–1000 µA) for bridge sensor biasing; ±0.2% matching enables ratiometric accuracy |
| VREFH / VREFL | ADC reference | External reference inputs for DSADB; internal 2.5 V reference available; fault detection supported |
| MTU0–MTU5 | PWM / capture / trigger outputs | 6-channel 16-bit multi-function timer outputs usable for motor control, encoder interface, or ADC start triggers |
| SCI0–SCI6 / RSPI / RIIC | Serial interface signals | Dedicated pins for asynchronous/clock-sync SCI, SPI master/slave, and I²C bus communication |
| CAN_TX / CAN_RX | CAN physical layer | Differential CAN bus interface compliant with ISO 11898-1; supports 1 Mbps data rate with built-in protocol engine |
Key Features
| Feature | Design Value |
|---|---|
| IEC 60730 Class B Support | Integrated self-test for A/D converter, clock accuracy (CAC), IWDT, RAM (via DOC), and analog disconnect detection |
| Delta-Sigma ADC Filtering | Four selectable digital filter configurations (e.g., 5th-order sinc + 1st-order sinc) for simultaneous 50/60 Hz rejection |
| Low-Power Operation | Software standby mode with LPT running from sub-clock; wake-up via external interrupt or RTC alarm |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining (e.g., MTU overflow → ADC conversion start) without CPU intervention or ISR overhead |
| High-Accuracy Analog Reference | On-chip 2.5 V reference with 8 ppm/°C drift (–40°C to +85°C) and ±10 mA drive capability for external circuitry |
| Robust Input Protection | 5-V-tolerant GPIOs; HVAIN pins rated for ±10 V; voltage fault detectors on AVCC0, DSAD inputs, reference, and excitation outputs |
Applications
| Industrial Weigh Scales | Pressure Transmitters |
|---|---|
|
Use Scenario: High-accuracy weight measurement in platform scales and hopper load cells using full-bridge strain gauges. IC Role / Device Role / Timing Role: Primary analog acquisition MCU: conditions mV-level bridge signals via PGA, digitizes with 24-bit DSADB, performs linearization and temperature compensation. Use Value: Achieves <10 µV offset drift over temperature and <0.005% nonlinearity error using on-chip calibration and matched excitation currents. |
Use Scenario: 4–20 mA loop-powered pressure sensors with HART modulation in process automation. IC Role / Device Role / Timing Role: Signal conditioner and communications controller: acquires piezoresistive sensor output, generates analog output, and handles HART protocol via SCI UART. Use Value: Enables single-chip solution with integrated 16-bit DAC, CAN/SCI for diagnostics, and IEC 60730 self-test for SIL-2 functional safety compliance. |
| Energy Metering Sensors | Industrial Temperature Controllers |
|
Use Scenario: Precision current/voltage sensing in smart meter shunt-based measurement modules. IC Role / Device Role / Timing Role: Metrology front-end: measures isolated current via shunt resistor, rejects 50/60 Hz interference using sinc filters, computes RMS/power in real time. Use Value: Delivers 0.1% energy accuracy over –40°C to +85°C using gain/offset calibration and low-drift PGA + reference. |
Use Scenario: PID-controlled heating/cooling systems using RTD or thermocouple inputs in HVAC and manufacturing equipment. IC Role / Device Role / Timing Role: Sensor interface and control engine: reads PT100 via constant-current excitation, compensates for lead resistance, executes closed-loop control on RXv2 core. Use Value: Eliminates external precision op-amps and reference ICs; achieves ±0.1°C RTD accuracy with on-chip cold-junction compensation and 24-bit resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E6JDFN | 80-pin LFQFP, includes LCD controller, same 256 KB flash/32 KB RAM, 125 kSPS DSADB, ±5-V input | Required for panel-mounted HMI displays; adds 36 SEG × 8 COM LCD drive capability | Select when local display integration is needed; larger footprint and higher pin count increase PCB area and layout complexity |
| R5F523E5BDFL | Same 48-pin LFQFP package and ±5-V analog range, but 128 KB flash / 16 KB RAM / 8 KB data flash | Suitable for cost-sensitive designs with reduced firmware size and lower memory retention requirements | Choose for simpler firmware stacks or where 256 KB flash headroom is unnecessary; identical analog performance and peripheral set |
Compared with R5F523E6BDFL#50, R5F523E6JDFN adds LCD driving capability at the cost of larger package and pin count, while R5F523E5BDFL reduces memory capacity without affecting analog accuracy or sampling rate - making both viable alternatives depending on display needs or memory budget constraints.
Availability
R5F523E6BDFL#50 is available at Aetrix Electronics and suitable for industrial weigh scales, pressure transmitters, and energy metering sensors requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for R5F523E6BDFL#50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX23E-B Group - including R5F523E6BDFL#50 - was designed specifically for high-accuracy sensor signal conditioning in industrial measurement systems, integrating metrology-grade analog front ends with real-time MCU processing and functional safety features.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in R5F523E6BDFL#50?
The R5F523E6BDFL#50 supports a maximum sampling rate of 125 kSPS for its 24-bit delta-sigma ADC (DSADB). This rate is achievable with lower-resolution filtering modes (e.g., fifth-order sinc filter); at 3.8 SPS, it delivers 24-bit effective resolution with simultaneous 50/60 Hz rejection. The modulator clock is fixed at 4 MHz, and oversampling ratios range from 32 to 1,048,576.
Does R5F523E6BDFL#50 include an LCD controller?
No, R5F523E6BDFL#50 does not include an LCD controller. Per Renesas' part numbering scheme, the "B" suffix indicates absence of LCD driver functionality. This variant is optimized for compact, sensor-focused applications where display integration is handled externally. Models with "J", "L", or "N" suffixes (e.g., R5F523E6JDFN) include LCD support.
What analog input voltage range is supported by R5F523E6BDFL#50?
R5F523E6BDFL#50 supports a ±5-V analog input range on its HVAIN pins. Although the DSADB module is capable of ±10-V operation, this specific variant (denoted by "B" in the part number) is configured for ±5 V. The "K" and "L" variants support ±10 V; the "M" and "N" variants are limited to 31.25 kSPS sampling.
Which communication interfaces are available on R5F523E6BDFL#50?
R5F523E6BDFL#50 includes CAN (1 channel, ISO 11898-1, up to 1 Mbps), six SCI channels (asynchronous, clock-sync, smart card), one I²C bus interface (400 kbps, SMBus compatible), and one RSPI channel (16 Mbps). It lacks the LCD controller and RTC module found in larger-package variants like R5F523E6LDFP.
What is the operating temperature range for R5F523E6BDFL#50?
R5F523E6BDFL#50 is rated for industrial operation from –40°C to +85°C (D-version). The "D" in the part number explicitly denotes this temperature grade. The G-version (e.g., R5F523E6BGFL) extends to –40°C to +105°C but uses the same 48-pin LFQFP package and analog specifications.
R5F523E6BDFL#50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RX23E-B
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 17
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 6x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E6BDFL#50 FAQ
1.How can I place an order for R5F523E6BDFL#50 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E6BDFL#50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E6BDFL#50 reliable?
The price and inventory of R5F523E6BDFL#50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E6BDFL#50 is usually 5 days.
3.What payment methods are accepted for R5F523E6BDFL#50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E6BDFL#50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E6BDFL#50?
R5F523E6BDFL#50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E6BDFL#50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E6BDFL#50?
For technical support, including R5F523E6BDFL#50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E6BDFL#50 requirements.
6.How does Aetrix verify that R5F523E6BDFL#50 is sourced from the original manufacturer or authorized distributors?
All R5F523E6BDFL#50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E6BDFL#50 meets industry standards.
7.What is the process for return or replacement of R5F523E6BDFL#50?
All R5F523E6BDFL#50 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E6BDFL#50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E6BDFL#50 part is unused and in its original packaging.
Return procedure for R5F523E6BDFL#50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E6BDFL#50 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

