Renesas R5F523E6BDFM#50
- Part No.:
- R5F523E6BDFM#50
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F523E6BDFM#50.pdf
- Description:
- 32BIT MCU RX23E-B 256K LFQFP64 -
- Quantity:
- Payment:

- Shipping:

Inventory:1,755
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E6BDFM#50 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision analog measurement in industrial sensing applications. It integrates a 24-bit delta-sigma ADC with 125 kSPS max sampling rate, ±5-V input range, rail-to-rail programmable gain instrumentation amplifier (gain = 1–128), on-chip 2.5-V voltage reference (8 ppm/°C drift), and dual excitation current sources (50–1000 µA). Designed for load cell, pressure sensor, and weigh scale front ends operating from –40°C to +85°C.
For engineers reviewing the R5F523E6BDFM#50 datasheet, R5F523E6BDFM#50 pinout, R5F523E6BDFM#50 application, or R5F523E6BDFM#50 equivalent, this MCU delivers calibrated high-resolution analog acquisition with integrated signal conditioning, real-time digital filtering, and IEC60730-compliant self-test functions - critical for Class A/B safety-critical sensor nodes requiring <100 nV/°C offset drift and <1 ppm/°C gain drift stability.
Technical Context
The R5F523E6BDFM#50 implements a dedicated analog subsystem centered on its DSADB unit, synchronized to PCLKC (up to 16 MHz), with fourth- and fifth-order sinc digital filters supporting simultaneous 50/60 Hz rejection at 10/54 SPS. Its AFE includes two independent excitation current sources with ±0.2% matching and 5 ppm/°C drift matching, plus bias voltage generation at (AVCC0 + AVSS0)/2.
CPU operation runs at up to 32 MHz (64 DMIPS) using the RXv2 core with FPU, MPU, and ELC-driven event-triggered peripheral coordination - enabling low-latency, interrupt-free ADC conversion start, D/A update, and timer synchronization without CPU wake-up, essential for deterministic low-power sensor firmware.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 32 MHz max, 64 DMIPS, IEEE754-compliant FPU, 10-stage pipeline |
| Flash / RAM / Data Flash | 256 KB on-chip flash (no wait @32 MHz), 32 KB SRAM, 8 KB data flash (1M erase cycles) |
| 24-bit Delta-Sigma ADC | 8-channel differential input, 125 kSPS max, ±5-V input range, 24-bit effective resolution @3.8 SPS |
| PGA & Reference | Rail-to-rail PGA (gain = 1–128), 2.5-V VREF (8 ppm/°C drift, ±10 mA), ±10-V HVAIN pins not enabled |
| Excitation Sources | Two matched current sources: 50–1000 µA, ±0.2% matching, 5 ppm/°C drift matching |
| Operating Range | –40°C to +85°C (D-version), single 1.8–5.5 V supply, supports software standby with LPT active |
| Communication | CAN 2.0B (1 Mbps), SCI ×6, I²C ×1 (400 kbps), RSPI ×1 (16 Mbps), no LCD controller |
Pinout & Package
Package: PLQP0064KB-C - 64-pin LFQFP, 10 × 10 mm, 0.5 mm pitch, lead-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: VCC (1.8–5.5 V core), AVCC0 (4.5–5.5 V analog), separate analog ground AVSS0 |
| AIN0–AIN7 | Analog input channels | Differential/pseudo-differential inputs; support ±5-V range via internal PGA scaling and HVAIN disabled per B-variant |
| IEXC0 / IEXC1 | Excitation current outputs | Matched 50–1000 µA sourcing; used for bridge sensor biasing with automatic disconnect detection |
| VREFH / VREFL | ADC reference terminals | Accept external reference or use internal 2.5-V source; VREFL tied to AVSS0 for ratiometric measurement |
| MTU0–MTU5 | PWM/complementary output pins | 6× 16-bit MTU channels support PWM generation, phase counting, and ADC trigger synchronization |
| SCI0–SCI9 / RSPI / CAN | Serial interface pins | Multiplexed UART/SPI/CAN signals; SCI0/SCI1 support LIN via SCIh mode; CAN uses dedicated RSCAN module |
Key Features
| Feature | Design Value |
|---|---|
| Delta-sigma ADC with sinc filtering | Configurable fourth/fifth-order sinc filters enable simultaneous 50/60 Hz rejection at 10/54 SPS - eliminates need for external notch filters in AC-line-noise environments |
| Programmable gain instrumentation amplifier | Rail-to-rail input with gain = 1–128 and 11 nVRMS noise @gain=128/3.8 SPS - enables direct connection to mV-level bridge sensors without external op-amps |
| IEC60730 safety assist functions | Integrated self-test for ADC offset/gain calibration, clock accuracy monitoring (CAC), IWDT diagnostics, and RAM test assistance via DOC - reduces external safety component count |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining (e.g., MTU timer → ADC start → DTC transfer) without CPU intervention - ensures deterministic timing and ultra-low power in sleep modes |
| Low-drift voltage reference | 2.5-V internal VREF with 8 ppm/°C drift over –40°C to +85°C and ±10 mA drive - supports stable ratiometric measurements across temperature without external reference ICs |
Applications
| Industrial Weigh Scales | Pressure Transmitters |
|---|---|
|
Use Scenario: High-accuracy static/dynamic weighing of tanks, hoppers, or conveyor belts in factory automation. IC Role / Device Role / Timing Role: Primary analog acquisition engine: conditions mV/V bridge outputs, performs 24-bit sigma-delta conversion, applies digital filtering, and executes self-calibration routines. Use Value: Achieves <0.005% FS linearity and <100 nV/°C offset drift using on-chip PGA and VREF - eliminates need for external precision op-amps and reference buffers. |
Use Scenario: Smart 4–20 mA pressure transmitters with HART protocol for oil & gas process control. IC Role / Device Role / Timing Role: Sensor signal conditioner and communication co-processor: digitizes piezoresistive sensor outputs, runs linearization algorithms via FPU, and manages SCI-based HART modulation. Use Value: Dual excitation sources (±0.2% matching) enable Kelvin-sensing of 4-wire bridges; CAN interface supports fieldbus integration without external protocol ICs. |
| Load Cell Signal Conditioners | Energy Meter Front Ends |
|
Use Scenario: DIN-rail mounted load cell amplifiers with isolated RS-485 output for warehouse logistics systems. IC Role / Device Role / Timing Role: Standalone analog front end: provides programmable gain, offset correction, 50/60 Hz rejection, and SPI output to host MCU or isolation barrier. Use Value: Simultaneous 50/60 Hz rejection at 10/54 SPS enables accurate measurement in globally deployed equipment without region-specific firmware variants. |
Use Scenario: Polyphase electricity meters requiring metrology-grade current/voltage sampling per IEC62053-21. IC Role / Device Role / Timing Role: Precision analog acquisition unit: digitizes shunt/resistor divider outputs with 24-bit resolution, applies harmonic analysis via sinc filters, and feeds data to host metering MCU. Use Value: On-chip excitation current sources and bias generator simplify CT/PT interface design; CRC and DOC modules support secure firmware updates and data integrity checks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E6KDFM#50 | Same package and core, but supports ±10-V HVAIN inputs (enabled via K-variant); no LCD driver | Required for direct ±10-V sensor interfaces (e.g., high-voltage strain gauges); adds HVAIN pin functionality | Select when measuring beyond ±5-V full-scale without external level-shifting circuitry |
| ADUCM360BCPZ-RL7 | ARM Cortex-M3 core, 24-bit ΣΔ ADC (3.75–2400 SPS), integrated 4 mA–20 mA DAC, no CAN or ELC | Targeted at 4–20 mA loop-powered transmitters; lacks event-driven peripheral coordination and CAN physical layer | Prefer for ultra-low-power, loop-powered designs where CAN bus integration is unnecessary |
Compared with R5F523E6KDFM#50, the R5F523E6BDFM#50 omits HVAIN support but retains identical timing, filtering, and excitation performance for ±5-V systems - reducing BOM cost where high-voltage inputs are unused. Versus ADUCM360, it offers superior real-time peripheral orchestration (ELC), higher max sampling rate (125 kSPS vs. 2.4 kSPS), and native CAN 2.0B compliance for industrial network integration.
Availability
R5F523E6BDFM#50 is available at Aetrix Electronics and suitable for industrial weigh scales, pressure transmitters, load cell conditioners, and energy meter front ends requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F523E6BDFM#50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets - with deep expertise in high-precision mixed-signal SoCs.
The RX23E-B Group targets industrial sensor signal conditioning, integrating metrology-grade analog peripherals with robust real-time processing and functional safety features - designed specifically for Class A/B IEC60730-compliant measurement systems.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in R5F523E6BDFM#50?
The R5F523E6BDFM#50 supports a maximum sampling rate of 125 kSPS for its 24-bit delta-sigma ADC (DSADB). This rate is achievable with reduced effective resolution and simplified filtering; for full 24-bit effective resolution, the datasheet specifies 3.8 SPS at gain = 1. The device also supports selectable data rates from 3.8 SPS to 125 kSPS using configurable modulator clock and sinc filter settings.
Does R5F523E6BDFM#50 include an LCD controller?
No, the R5F523E6BDFM#50 does not include an LCD controller. Per the part number decoding in Figure 1.1 of the datasheet, the "B" suffix indicates the absence of the LCD driver. This distinguishes it from "J" and "L" variants (e.g., R5F523E6JDFP) which integrate the LCDC module. The R5F523E6BDFM#50 is optimized for compact sensor signal conditioning without display requirements.
What analog input voltage range is supported by R5F523E6BDFM#50?
The R5F523E6BDFM#50 supports a ±5-V analog input range via its HVAIN-capable pins. However, as a "B"-variant part, the high-voltage analog input functionality is disabled - meaning only the standard ±5-V range (not ±10-V) is operational. This is confirmed in Table 1.3 and Figure 1.1, where "B" denotes "up to 5-V analog input range, LCD driver not included."
Can R5F523E6BDFM#50 operate with a single 3.3-V supply?
Yes, the R5F523E6BDFM#50 operates with a single 3.3-V supply. Its VCC supply range is 1.8 V to 5.5 V, and at 3.3 V, it supports maximum CPU operation at 32 MHz (per power supply vs. frequency table on page 6). AVCC0 must be supplied at 4.5–5.5 V for full 12-bit ADC performance, but the 24-bit delta-sigma ADC remains functional at lower AVCC0 voltages with adjusted specifications.
What safety certifications or self-test features does R5F523E6BDFM#50 provide for IEC60730 compliance?
The R5F523E6BDFM#50 includes multiple hardware-assisted functions for IEC60730 Class B compliance: ADC offset/gain error calibration, clock frequency accuracy measurement (CAC), independent watchdog timer (IWDT) diagnostics, RAM test assistance via the Data Operation Circuit (DOC), and analog input disconnect detection. These are explicitly listed under "Useful functions for IEC60730 compliance" in the datasheet's Features section.
R5F523E6BDFM#50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX23E-B
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 30
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 8x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E6BDFM#50 FAQ
1.How can I place an order for R5F523E6BDFM#50 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E6BDFM#50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E6BDFM#50 reliable?
The price and inventory of R5F523E6BDFM#50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E6BDFM#50 is usually 5 days.
3.What payment methods are accepted for R5F523E6BDFM#50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E6BDFM#50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E6BDFM#50?
R5F523E6BDFM#50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E6BDFM#50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E6BDFM#50?
For technical support, including R5F523E6BDFM#50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E6BDFM#50 requirements.
6.How does Aetrix verify that R5F523E6BDFM#50 is sourced from the original manufacturer or authorized distributors?
All R5F523E6BDFM#50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E6BDFM#50 meets industry standards.
7.What is the process for return or replacement of R5F523E6BDFM#50?
All R5F523E6BDFM#50 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E6BDFM#50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E6BDFM#50 part is unused and in its original packaging.
Return procedure for R5F523E6BDFM#50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E6BDFM#50 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

