Renesas R5F523E6NDFN#50
- Part No.:
- R5F523E6NDFN#50
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F523E6NDFN#50.pdf
- Description:
- 32BIT MCU RX23E-B 256K LFQFP80 T
- Quantity:
- Payment:

- Shipping:

Inventory:3,319
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E6NDFN#50 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision analog measurement in industrial sensing applications. It integrates a 24-bit delta-sigma ADC with 31.25 kSPS max sampling rate, ±5-V analog input range, rail-to-rail programmable gain instrumentation amplifier (gain = 1–128), on-chip excitation current sources (50–1000 µA), and 256 KB flash/32 KB SRAM - all operating at up to 32 MHz.
For engineers reviewing the R5F523E6NDFN#50 datasheet, R5F523E6NDFN#50 pinout, R5F523E6NDFN#50 application, or R5F523E6NDFN#50 equivalent, key selection criteria include its 80-pin LFQFP package, 31.25 kSPS delta-sigma ADC performance, integrated ±5-V HVAIN analog front end, CAN 2.0B interface, and IEC60730 safety support for Class B compliance.
Technical Context
The R5F523E6NDFN#50 implements the RXv2 CPU core with IEEE 754-compliant 32-bit FPU, memory protection unit (MPU), and event link controller (ELC) enabling interrupt-free peripheral coordination during CPU sleep. Its analog subsystem centers on the DSADB module synchronized to PCLKC (≤16 MHz), with fourth- and fifth-order sinc filters, simultaneous 50/60 Hz rejection at 10/54 SPS, and offset/gain error calibration.
Digital integration includes one CAN channel (ISO 11898-1, up to 1 Mbps), six SCIg interfaces (asynchronous/clock-sync/smart card), one RIIC (I²C/SMBus), one RSPI (up to 16 Mbps), and four-channel DMAC - all coordinated via ELC-triggered background operation without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture, 32 MHz max, 64 DMIPS, IEEE 754 FPU, MPU |
| Flash / SRAM / Data Flash | 256 KB on-chip flash (no wait states @32 MHz), 32 KB SRAM, 8 KB data flash (1M erase cycles) |
| Delta-Sigma ADC | 24-bit resolution, 31.25 kSPS max, ±5-V input range (HVAIN pins), 8 differential channels |
| PGA & Analog Front End | Rail-to-rail PGA (gain = 1–128), 11 nVRMS noise @3.8 SPS, two 50–1000 µA excitation sources, ±0.2% current matching |
| Communication Interfaces | 1× CAN 2.0B (1 Mbps), 6× SCIg, 1× RIIC (400 kbps), 1× RSPI (16 Mbps), 1× SCIh (LIN support) |
| Timers & Control | 6× 16-bit MTU2a channels, 2× 16-bit CMT, 4× 8-bit TMR, RTC, LPT, IWDT with dedicated 15-kHz oscillator |
| Package & Environment | 80-pin LFQFP (PLQP0080KB-B), 12 × 12 mm, 0.5 mm pitch, –40°C to +85°C (D version) |
Pinout & Package
Package: 80-pin Low-Profile Quad Flat Package (LFQFP), PLQP0080KB-B, 12 × 12 mm body, 0.5 mm pitch, exposed pad (thermal enhancement), RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core logic supply (1.8–5.5 V); separate AVCC0 (4.5–5.5 V) required for 12-bit ADC and analog front end |
| HVAIN0–HVAIN3 | Analog input | ±5-V tolerant high-voltage analog inputs supporting direct connection to strain gauges, RTDs, and load cells |
| IEXC0 / IEXC1 | Excitation current output | Programmable current sources (50–1000 µA) with ±0.2% matching for precision bridge sensor biasing |
| DSAD_VREFH / DSAD_VREFL | Delta-sigma ADC reference | External reference voltage inputs (differential or single-ended) enabling ratiometric or absolute measurements |
| CAN_TX / CAN_RX | CAN bus interface | Dedicated differential pair for ISO 11898-1 compliant CAN communication up to 1 Mbps |
| MTU0A / MTU0B | PWM/complementary output | High-precision complementary PWM outputs with dead-time control for motor gate driving or power regulation |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Class B Support | Integrated self-test functions for ADC, clock accuracy (CAC), IWDT, RAM (via DOC), and analog disconnect detection |
| Simultaneous 50/60 Hz Rejection | Configurable sinc filter modes enable real-time line-frequency noise cancellation at 10/54 SPS output rates |
| Low-Drift Voltage Reference | On-chip 2.5 V reference with 8 ppm/°C drift (–40 to +85°C), ±10 mA drive capability for external circuitry |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining (e.g., timer → ADC start → DMA transfer) without CPU wake-up or ISR overhead |
| High-Voltage Analog Input Protection | HVAIN pins support ±10-V fault tolerance with integrated disconnect detection and voltage fault monitoring |
| Background Operation (BGO) | Data flash programming/erasing while CPU executes application code - critical for firmware updates in field-deployed systems |
Applications
| Strain Gauge Load Cell Interface | Industrial Temperature Transmitter |
|---|---|
|
Use Scenario: High-accuracy weight measurement in platform scales and hopper systems requiring <0.01% full-scale linearity. IC Role / Device Role / Timing Role: Primary signal conditioner and controller: conditions mV-level bridge output via PGA, digitizes with 24-bit DSAD, performs linearization/calibration, and communicates via CAN. Use Value: Eliminates external instrumentation amp and precision reference; 31.25 kSPS supports dynamic weighing; ±0.2% excitation current matching ensures stable bridge bias. |
Use Scenario: DIN-rail mounted 4–20 mA temperature transmitter for RTD/thermocouple inputs in process control loops. IC Role / Device Role / Timing Role: Sensor interface MCU: supplies programmable excitation current to RTD, measures with DSAD, computes Pt100/Pt1000 resistance, and drives 16-bit DAC for analog output. Use Value: On-chip 2.5 V reference and low-drift PGA enable <±0.1°C accuracy; CAN interface enables HART-compatible digital diagnostics and configuration. |
| Smart Pressure Transducer | Energy Meter Sensor Node |
|
Use Scenario: Two-wire 4–20 mA pressure transducer with digital diagnostics for HVAC and water utility monitoring. IC Role / Device Role / Timing Role: Analog acquisition and system management: conditions piezoresistive sensor output, performs offset/gain calibration, monitors supply voltage (LVDAb), and handles CAN-based firmware updates. Use Value: Integrated DSAD with 50/60 Hz rejection suppresses EMI in noisy plant environments; BGO allows safe field upgrades without service interruption. |
Use Scenario: Sub-metering node for residential solar inverters or EV charging stations measuring AC current/voltage harmonics. IC Role / Device Role / Timing Role: Precision metrology front-end: samples isolated current sensors via HVAIN, applies sinc filtering for harmonic analysis, and logs data to internal flash. Use Value: ±5-V HVAIN pins interface directly to isolated amplifiers; 32-bit FPU enables real-time RMS and THD calculations; ELC synchronizes sampling to grid zero-crossing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E6JDFN#50 | Same 80-pin LFQFP package, identical 256 KB/32 KB memory, but includes LCD controller (40×4 SEG/COM) | Required only when local display (e.g., 4-digit numeric readout) is needed on the same PCB | Select R5F523E6JDFN#50 if LCD driver functionality is required; otherwise R5F523E6NDFN#50 reduces BOM cost and software footprint. |
| R5F523E5NDFN#50 | Same package and analog specs, but 128 KB flash / 16 KB SRAM instead of 256 KB / 32 KB | Suitable for simpler firmware with smaller code size and less runtime data storage | Choose R5F523E5NDFN#50 for cost-sensitive designs where application code fits within 128 KB and no future feature expansion is planned. |
Compared with R5F523E6JDFN#50, R5F523E6NDFN#50 removes unused LCD hardware to reduce power and cost; compared with R5F523E5NDFN#50, it doubles flash and RAM for complex calibration algorithms, secure boot, or dual-bank OTA updates - critical for field-deployed industrial devices.
Availability
R5F523E6NDFN#50 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart transmitters, and energy metering systems requiring stable component supply, long-term lifecycle assurance, and guaranteed -40°C to +85°C operation.
Supply support for R5F523E6NDFN#50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX23E-B Group targets high-accuracy industrial sensing applications, integrating precision analog front ends with robust MCU peripherals and functional safety features to replace discrete signal chains in smart sensor and transmitter designs.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in R5F523E6NDFN#50?
The R5F523E6NDFN#50 supports a maximum delta-sigma ADC sampling rate of 31.25 kSPS. This rate is achieved with the modulator clock set to 4 MHz and appropriate sinc filter configuration. At lower data rates (e.g., 10 or 54 SPS), the device provides simultaneous 50 Hz and 60 Hz line-frequency rejection - a key capability for industrial noise immunity. The R5F523E6NDFN#50 does not support the 125 kSPS mode found in 'L'/'K'-suffixed variants.
Does R5F523E6NDFN#50 include an integrated LCD controller?
No, R5F523E6NDFN#50 does not include an LCD controller. The 'N' in the part number explicitly denotes the absence of LCD driver functionality (per Figure 1.1 in R01DS0402EJ0100). This distinguishes it from the 'J' variant (e.g., R5F523E6JDFN#50), which integrates a 40×4 segment LCD controller. Removing the LCD block reduces power consumption, die size, and software overhead - making R5F523E6NDFN#50 optimal for headless sensor applications.
What analog input voltage range does R5F523E6NDFN#50 support on its HVAIN pins?
The R5F523E6NDFN#50 supports a ±5-V analog input range on its HVAIN0–HVAIN3 pins. This is confirmed by Table 1.3 (List of Products), where R5F523E6NDFN#50 is specified with "5 V" under "Analog Input Range (max.)". The device also includes integrated voltage fault detectors and disconnect assist for these pins, enabling robust operation in industrial environments with potential overvoltage transients.
Which communication interfaces are available on R5F523E6NDFN#50 for industrial networking?
R5F523E6NDFN#50 includes one CAN 2.0B channel (ISO 11898-1, up to 1 Mbps), six SCIg channels (supporting asynchronous, clock-synchronous, and smart card modes), one I²C bus interface (RIICa, up to 400 kbps), and one RSPI channel (up to 16 Mbps). These interfaces enable connectivity to fieldbus networks, sensor ICs, displays, and host controllers - with CAN being the primary choice for deterministic industrial control networks.
Is R5F523E6NDFN#50 qualified for IEC60730 Class B compliance?
Yes, R5F523E6NDFN#50 includes hardware-assisted self-diagnostic features required for IEC60730 Class B compliance, including ADC self-test, clock frequency accuracy measurement (CAC), independent watchdog timer (IWDT) diagnostics, RAM test assistance via the data operation circuit (DOC), and analog input disconnect detection. These capabilities are documented in the "Useful functions for IEC60730 compliance" section of the datasheet and are active in the D-version temperature grade.
R5F523E6NDFN#50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX23E-B
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 8x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E6NDFN#50 FAQ
1.How can I place an order for R5F523E6NDFN#50 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E6NDFN#50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E6NDFN#50 reliable?
The price and inventory of R5F523E6NDFN#50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E6NDFN#50 is usually 5 days.
3.What payment methods are accepted for R5F523E6NDFN#50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E6NDFN#50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E6NDFN#50?
R5F523E6NDFN#50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E6NDFN#50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E6NDFN#50?
For technical support, including R5F523E6NDFN#50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E6NDFN#50 requirements.
6.How does Aetrix verify that R5F523E6NDFN#50 is sourced from the original manufacturer or authorized distributors?
All R5F523E6NDFN#50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E6NDFN#50 meets industry standards.
7.What is the process for return or replacement of R5F523E6NDFN#50?
All R5F523E6NDFN#50 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E6NDFN#50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E6NDFN#50 part is unused and in its original packaging.
Return procedure for R5F523E6NDFN#50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E6NDFN#50 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

