Renesas R5F523E6NDFP#30
- Part No.:
- R5F523E6NDFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F523E6NDFP#30.pdf
- Description:
- 32BIT MCU RX23E-B 256K LFQFP100
- Quantity:
- Payment:

- Shipping:

Inventory:1,681
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E6NDFP#30 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision industrial sensing and measurement, featuring a 24-bit delta-sigma ADC with 31.25 kSPS max sampling rate, ±5-V analog input range, 256 KB on-chip flash, 32 KB SRAM, and integrated programmable gain instrumentation amplifier (PGA) with rail-to-rail operation. It supports CAN 2.0B (1 Mbps), six SCI channels, I²C, RSPI, and real-time clock - deployed in smart sensor nodes, PLC analog I/O modules, and energy metering front-ends.
For engineers reviewing the R5F523E6NDFP#30 datasheet, R5F523E6NDFP#30 pinout, R5F523E6NDFP#30 application, or R5F523E6NDFP#30 equivalent, this MCU delivers calibrated 24-bit sigma-delta conversion at low power, hardware-accelerated CRC and DOC for IEC 60730 compliance, and ELC-triggered peripheral coordination without CPU wake-up - critical for deterministic sensor fusion and functional safety–enabled designs.
Technical Context
The R5F523E6NDFP#30 implements the RXv2 CPU core with 32 MHz max operation (64 DMIPS), single-precision IEEE 754 FPU, and memory protection unit (MPU). Its analog subsystem centers on the DSADB module: a 24-bit delta-sigma ADC with fourth/fifth-order sinc filtering, ±5-V HVAIN inputs, and PGA gain ×1 to ×128 - all synchronized via PCLKC up to 16 MHz.
Digital integration includes RSCAN (CAN 2.0B), six SCIg channels supporting LIN/UART/SPI-like modes, RIICa (I²C/SMBus), and RSPIc (16 Mbps master/slave). Power management enables software standby with LPT running off sub-clock, while ELC links timer triggers directly to ADC/DAC start events - eliminating interrupt latency in closed-loop control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 32 MHz max (64 DMIPS), IEEE 754 FPU, MPU, 5-stage pipeline |
| Flash / RAM / Data Flash | 256 KB code flash (no-wait @32 MHz), 32 KB SRAM, 8 KB data flash (1M erase cycles) |
| 24-bit Delta-Sigma ADC | 8-channel differential input, 31.25 kSPS max, ±5-V HVAIN range, PGA gain ×1–×128 |
| 12-bit SAR ADC | 8 channels, 1.4 µs conversion time @32 MHz ADCLK, self-diagnostic & disconnect detection |
| Communication | CAN 2.0B (1 Mbps), 6× SCIg, 1× RIICa (400 kbps), 1× RSPIc (16 Mbps), 1× SCIh (LIN) |
| Timers & Control | 6× MTU2a (16-bit PWM/capture), 2× CMT, 4× TMR, RTC, LPT, IWDT with dedicated 15-kHz oscillator |
| Analog Peripherals | 1× 16-bit DAC, voltage reference (2.5 V, 8 ppm/°C), dual excitation current sources (50–1000 µA) |
| Package & Temp | PLQP0100KB-B: 100-pin LFQFP, 14 × 14 mm, 0.5 mm pitch; –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0100KB-B - 100-pin Low-Profile Quad Flat Package, 14 mm × 14 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Main digital supply (1.8–5.5 V); separate AVCC0 (4.5–5.5 V) required for 12-bit ADC precision |
| HVAIN0–HVAIN3 | Analog input (high-voltage) | ±5-V differential/single-ended inputs with internal 10-Ω low-side switch and fault detection |
| DSAD0–DSAD7 | Delta-sigma ADC input | 8-channel configurable analog front-end supporting pseudo-differential, differential, or single-ended modes |
| EXC0 / EXC1 | Excitation current output | Programmable current sources (50–1000 µA) with ±0.2% matching for RTD/bridge sensor biasing |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART interface with bit-rate modulation support for noise-immune industrial comms |
| CANH / CANL | CAN bus transceiver interface | Differential physical layer pins compliant with ISO 11898-1; require external termination and isolation |
| MTIOA0–MTIOA5 | MTU2a waveform outputs | Complementary PWM outputs with POE2a-controlled high-impedance state for motor gate drive |
| RES# | Active-low reset input | Asynchronous hardware reset pin; internal pull-up; compatible with open-drain reset supervisors |
Key Features
| Feature | Design Value |
|---|---|
| 24-bit Delta-Sigma ADC with PGA | Rail-to-rail PGA (gain ×1–×128), 11 nVRMS noise @3.8 SPS, offset drift 4 nV/°C (gain ≥64) |
| IEC 60730 Safety Support | Hardware-assisted RAM test (DOC), A/D self-diagnostic, clock accuracy monitoring (CAC), IWDT disconnect detection |
| Event Link Controller (ELC) | Direct hardware triggering between peripherals (e.g., MTU overflow → ADC start) without CPU or interrupt latency |
| Low-Power Operation | Software standby mode with LPT active on sub-clock; three operating modes (high/mid/low-speed) scaling CPU/peripheral clocks |
| High-Voltage Analog Inputs | Four ±5-V HVAIN pins with built-in low-side switch (10 Ω), voltage fault detection, and disconnect assist |
| On-Chip Voltage Reference | 2.5 V output (±10 mA), 8 ppm/°C drift over –40°C to +85°C - stable reference for ADC/DAC calibration |
Applications
| Industrial Sensor Node | Programmable Logic Controller I/O Module |
|---|---|
|
Use Scenario: High-accuracy temperature, pressure, and strain measurement in factory automation using RTDs, thermocouples, and load cells. IC Role / Device Role / Timing Role: Primary signal acquisition MCU with integrated 24-bit delta-sigma ADC, excitation current sources, and isolated CAN communication. Use Value: Eliminates external signal conditioning ICs; achieves <100 ppm total unadjusted error across –40°C to +85°C using on-chip calibration and drift-compensated PGA. |
Use Scenario: Analog input expansion for modular PLC systems requiring 16-bit+ resolution and functional safety certification. IC Role / Device Role / Timing Role: Standalone analog front-end processor handling 8-channel simultaneous sampling, CRC-protected data framing, and IEC 60730 diagnostics. Use Value: Reduces BOM count by integrating voltage reference, excitation sources, and safety monitors - enabling SIL2-capable design without external watchdog co-processors. |
| Energy Metering Front-End | Smart Grid Monitoring Terminal |
|
Use Scenario: Precision current/voltage sensing in residential and commercial electricity meters with anti-tampering features. IC Role / Device Role / Timing Role: Metrology engine performing 24-bit delta-sigma conversion on shunt/CT signals, harmonic analysis via DTC-assisted FFT preprocessing. Use Value: Supports Class 0.2 accuracy per IEC 62053-22 with on-chip 50/60 Hz rejection (10/54 SPS), eliminating need for external notch filters. |
Use Scenario: Distributed grid monitoring node measuring line voltage, frequency, and harmonics in solar inverters and EVSE chargers. IC Role / Device Role / Timing Role: Real-time sensor hub interfacing CTs/PTs via HVAIN, synchronizing measurements to GPS or IRIG-B via SCIh/LIN timing protocol. Use Value: Enables sub-cycle sampling (125 kSPS option available in family) and timestamped event capture using RTC + ELC-linked MTU triggers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision sensing MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E6LDFP#30 | Same package and memory, but supports ±10-V HVAIN range and 125 kSPS delta-sigma sampling | Required for wide-range industrial transmitters (e.g., 4–20 mA loop-powered sensors with ±10 V headroom) | Select when higher analog input range or faster sampling is needed; otherwise R5F523E6NDFP#30 offers optimal cost/power for ±5-V applications |
| R5F523E5NDFP#30 | 128 KB flash / 16 KB RAM variant; identical analog/peripheral set and pinout | Suitable for firmware-constrained edge nodes where full 256 KB is unnecessary | Choose for cost-sensitive deployments with smaller code footprint; maintains full compatibility for drop-in replacement in existing layouts |
Compared with R5F523E6NDFP#30, the LDFP variant extends analog input capability for wider dynamic range applications, while the R5F523E5NDFP#30 reduces memory cost without sacrificing ADC performance or peripheral functionality - both retain identical 100-pin LFQFP packaging and D-version temperature grade.
Availability
R5F523E6NDFP#30 is available at Aetrix Electronics and suitable for industrial sensor nodes, PLC analog I/O modules, and energy metering front-ends requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F523E6NDFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX23E-B Group targets high-accuracy measurement applications, integrating metrology-grade analog front-ends with robust real-time processing and functional safety features - designed specifically for industrial sensing, smart grid, and precision instrumentation.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in R5F523E6NDFP#30?
The R5F523E6NDFP#30 supports a maximum delta-sigma ADC sampling rate of 31.25 kSPS. This is confirmed in Table 1.3 of the datasheet (R01DS0402EJ0100) under the "Sampling Rate (max.)" column for part number R5F523E6NDFP. The device uses a 4 MHz modulator clock and supports multiple sinc filter configurations to achieve this rate while maintaining 24-bit effective resolution at lower output data rates.
Does R5F523E6NDFP#30 include an integrated voltage reference, and what is its accuracy?
Yes, R5F523E6NDFP#30 includes an on-chip voltage reference (VREF) with a nominal output of 2.5 V, temperature drift of 8 ppm/°C over –40°C to +85°C, and output current capability of ±10 mA. This reference is used by both the 24-bit delta-sigma ADC and the 16-bit DAC, and its stability is specified in the "Analog front end (AFEA)" section of the datasheet (Page 6).
Is R5F523E6NDFP#30 pin-compatible with other RX23E-B group MCUs in the same package?
Yes, R5F523E6NDFP#30 is pin-compatible with all other RX23E-B MCUs in the PLQP0100KB-B (100-pin LFQFP) package, including R5F523E6LDFP#30 and R5F523E5NDFP#30. Table 1.2 confirms identical peripheral channel counts and pin functions across these variants, enabling layout reuse and firmware migration within the same package footprint.
What communication interfaces does R5F523E6NDFP#30 support for industrial networking?
R5F523E6NDFP#30 supports CAN 2.0B (1 Mbps), six SCIg channels (with UART, SPI-like, and LIN-capable SCIh), one I²C bus interface (RIICa, up to 400 kbps), and one RSPIc (16 Mbps master/slave). These interfaces enable direct connection to fieldbus networks, sensor clusters, and isolated communication gateways - all documented in Section 1.1 "Outline of Specifications" and Figure 1.2 block diagram.
How does R5F523E6NDFP#30 support IEC 60730 functional safety compliance?
R5F523E6NDFP#30 provides hardware-assisted IEC 60730 compliance via self-diagnostic A/D converter tests, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with disconnect detection, RAM test assistance using the DOC, and analog input disconnect detection. These features are explicitly listed under "Useful functions for IEC60730 compliance" on Page 1 of the datasheet.
R5F523E6NDFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX23E-B
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 8x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E6NDFP#30 FAQ
1.How can I place an order for R5F523E6NDFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E6NDFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E6NDFP#30 reliable?
The price and inventory of R5F523E6NDFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E6NDFP#30 is usually 5 days.
3.What payment methods are accepted for R5F523E6NDFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E6NDFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E6NDFP#30?
R5F523E6NDFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E6NDFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E6NDFP#30?
For technical support, including R5F523E6NDFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E6NDFP#30 requirements.
6.How does Aetrix verify that R5F523E6NDFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F523E6NDFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E6NDFP#30 meets industry standards.
7.What is the process for return or replacement of R5F523E6NDFP#30?
All R5F523E6NDFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E6NDFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E6NDFP#30 part is unused and in its original packaging.
Return procedure for R5F523E6NDFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E6NDFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

