Renesas R5F523E6NDFP#50
- Part No.:
- R5F523E6NDFP#50
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F523E6NDFP#50.pdf
- Description:
- 32BIT MCU RX23E-B 256K LFQFP100
- Quantity:
- Payment:

- Shipping:

Inventory:1,158
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F523E6NDFP#50 from Renesas is a 32-bit RXv2 microcontroller optimized for high-precision analog measurement in industrial sensing and metering applications. It integrates a 24-bit delta-sigma ADC with 31.25 kSPS max sampling rate, ±5-V input range, rail-to-rail programmable gain instrumentation amplifier (gain = 1–128), on-chip excitation current sources (50–1000 µA), and 256 KB flash/32 KB SRAM. The device operates at up to 32 MHz and supports IEC60730 functional safety compliance.
For engineers reviewing the R5F523E6NDFP#50 datasheet, R5F523E6NDFP#50 pinout, R5F523E6NDFP#50 application, or R5F523E6NDFP#50 equivalent, key selection considerations include its 100-pin LFQFP package, 31.25 kSPS delta-sigma ADC performance, integrated ±5-V analog front end, CAN 2.0B interface, and support for low-power software standby mode with LPT operation.
Technical Context
The R5F523E6NDFP#50 implements the RXv2 CPU core with IEEE 754-compliant 32-bit FPU, 64 DMIPS @ 32 MHz, and memory protection unit (MPU). Its analog subsystem centers on the DSADB module - a 24-bit delta-sigma ADC with fourth- and fifth-order sinc filters, simultaneous 50/60 Hz rejection at 10/54 SPS, and ±5-V HVAIN input capability.
Digital integration includes one CAN channel (ISO 11898-1, up to 1 Mbps), six SCI interfaces, one RSPI (16 Mbps), one RIIC (400 kbps), ELC-driven event-triggered conversions, and DTC/DMAC for zero-CPU-load data movement. Clock management supports main oscillator (1–20 MHz), sub-clock (32.768 kHz), PLL, and dedicated IWDT oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture, 32 MHz max, 64 DMIPS, IEEE 754 FPU, MPU |
| Flash / RAM / Data Flash | 256 KB on-chip flash (no wait @ 32 MHz), 32 KB SRAM, 8 KB data flash (1M erase cycles) |
| Delta-Sigma ADC | 24-bit resolution, 31.25 kSPS max, ±5-V input range, 8 differential channels, sinc4/sinc5 filtering |
| PGA & Analog Front End | Rail-to-rail PGA (gain = 1–128), two 50–1000 µA excitation sources, ±10-nV/°C offset drift (gain ≥64) |
| Communication Interfaces | 1× CAN 2.0B (1 Mbps), 6× SCI, 1× RSPI (16 Mbps), 1× I2C (400 kbps), no LCD controller |
| Package & Temp Range | PLQP0100KB-B: 100-pin LFQFP, 14 × 14 mm, 0.5 mm pitch; operating range –40°C to +85°C |
| Power Supply | Single 1.8–5.5 V supply; AVCC0 = 4.5–5.5 V required for full analog functionality |
Pinout & Package
Package: PLQP0100KB-B - 100-pin Low-profile Quad Flat Package, 14 mm × 14 mm, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Core power / ground | Primary 1.8–5.5 V supply domain; multiple pins ensure low-impedance distribution |
| AVCC0 / AVSS0 | Analog power / ground | 4.5–5.5 V required for 24-bit ADC, PGA, and excitation sources; separate from digital VCC |
| HVAIN0–HVAIN7 | Analog input | ±5-V tolerant high-voltage inputs supporting differential/pseudo-differential acquisition |
| IEXC0 / IEXC1 | Excitation current output | Programmable 50–1000 µA current sources for RTD/bridge sensor biasing |
| DSAD_VREFH / DSAD_VREFL | ADC reference | External reference inputs supporting ratiometric or absolute measurement configurations |
| CAN_TX / CAN_RX | CAN bus interface | Dedicated differential pair for ISO 11898-1 compliant communication up to 1 Mbps |
| MTU0A–MTU5A | PWM/timer output | 16-bit complementary PWM outputs with dead-time control and phase counting capability |
| SCI0_TXD / SCI0_RXD | UART interface | Asynchronous serial communication channel with hardware baud rate generation |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Hardware-assisted self-test for ADC, clock accuracy (CAC), IWDT, RAM (via DOC), and disconnect detection |
| Delta-Sigma ADC Filtering | Configurable sinc4, sinc4+sinc4, sinc5, or sinc5+sinc1 digital filters enabling precise 50/60 Hz line rejection |
| Event-Driven Operation | ELC enables direct inter-module triggering (e.g., timer → ADC start) without CPU or interrupt latency |
| Low-Power Standby Mode | Software standby with active LPT (16-bit timer) and DSAD wake-up capability - maintains real-time monitoring at µA-level current |
| High-Accuracy Analog Reference | On-chip 2.5 V reference (8 ppm/°C drift, ±10 mA drive) and bias voltage generator (AVCC0+AVSS0)/2 |
Applications
| Industrial Flow Metering | Energy Monitoring System |
|---|---|
|
Use Scenario: High-accuracy measurement of turbine or Coriolis flow sensors using 4–20 mA or pulse outputs. IC Role / Device Role / Timing Role: Primary signal acquisition MCU handling bridge excitation, 24-bit sigma-delta conversion, linearization, and CAN-based data reporting. Use Value: 31.25 kSPS sampling with sinc5 filtering enables real-time flow calculation while rejecting mains interference without external notch filters. |
Use Scenario: Three-phase energy meter with CT/PT inputs requiring precision voltage/current sampling and tariff calculation. IC Role / Device Role / Timing Role: Central measurement engine performing simultaneous voltage/current delta-sigma acquisition, RMS computation via FPU, and secure data logging. Use Value: Integrated ±5-V HVAIN pins and programmable PGA eliminate external signal conditioning, reducing BOM cost and board area. |
| Smart Pressure Transmitter | Industrial Weigh Scale Controller |
|
Use Scenario: HART-enabled pressure transmitter with temperature compensation and diagnostics. IC Role / Device Role / Timing Role: Sensor interface MCU managing dual excitation currents, cold-junction compensation, and HART modem communication via SCI. Use Value: Matched 50 µA–1000 µA excitation sources (±0.2% matching) enable precise ratiometric RTD measurements across temperature ranges. |
Use Scenario: Platform-scale controller with load cell inputs, local display, and Ethernet/CAN connectivity. IC Role / Device Role / Timing Role: Analog acquisition and control unit executing high-resolution weight calculation, zero-tracking, and overload detection. Use Value: On-chip 24-bit ADC with 11 nVRMS noise (gain=128) delivers >20-bit effective resolution for sub-gram weighing accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision analog measurement applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F523E6LDFP#50 | Same package and memory; supports ±10-V analog input range and 125 kSPS sampling | Required for higher-voltage sensor interfaces (e.g., ±10 V strain gauges) and faster dynamic response | Select when full 10-V input range or >31.25 kSPS sampling is needed; otherwise R5F523E6NDFP#50 offers optimal cost/performance for ±5-V systems |
| R5F523E5NDFP#50 | 128 KB flash / 16 KB RAM variant; identical analog specs, package, and peripherals | Suitable for firmware-constrained designs where 256 KB flash is unnecessary | Choose for cost-sensitive applications with smaller code footprint; retains all analog timing, filtering, and safety features of R5F523E6NDFP#50 |
Compared with R5F523E6NDFP#50, R5F523E6LDFP#50 extends analog input range and sampling rate for demanding transducer interfaces, while R5F523E5NDFP#50 reduces memory capacity without compromising ADC performance or peripheral set - enabling tiered product variants within the same hardware platform.
Availability
R5F523E6NDFP#50 is available at Aetrix Electronics and suitable for industrial flow metering, energy monitoring systems, smart pressure transmitters, and industrial weigh scale controllers requiring stable component supply and long-term production continuity.
Supply support for R5F523E6NDFP#50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT applications.
The RX23E-B Group targets high-accuracy sensor signal conditioning and metrology, integrating precision analog front ends with robust real-time processing and functional safety features for industrial automation and smart infrastructure.
FAQ
What is the maximum sampling rate of the 24-bit delta-sigma ADC in R5F523E6NDFP#50?
The R5F523E6NDFP#50 supports a maximum delta-sigma ADC sampling rate of 31.25 kSPS. This rate is achieved with the modulator clock set to 4 MHz and appropriate sinc filter configuration. At lower data rates (e.g., 10 or 54 SPS), the device provides simultaneous 50 Hz/60 Hz rejection for AC-coupled industrial environments - a capability confirmed in the R01DS0402EJ0100 datasheet Section 1.1.
Does R5F523E6NDFP#50 include an LCD controller?
No, R5F523E6NDFP#50 does not include an LCD controller. Per Figure 1.1 and Table 1.3 in the R01DS0402EJ0100 datasheet, the "N" suffix denotes the 31.25 kSPS / ±5-V analog variant *without* LCD driver functionality. Devices with LCD support use suffixes "J", "L", or "K". This omission reduces die size and power consumption for applications where display output is handled externally.
What are the supported excitation current values for RTD measurement on R5F523E6NDFP#50?
R5F523E6NDFP#50 provides two independent excitation current sources (IEXC0/IEXC1) with programmable output values of 50 µA, 100 µA, 250 µA, 500 µA, 750 µA, and 1000 µA. Current matching is ±0.2%, and drift matching is 5 ppm/°C - enabling high-accuracy ratiometric RTD measurements without external calibration. These specifications are documented in Section 1.1, Table 1.1 (Analog Front End).
Is R5F523E6NDFP#50 qualified for IEC60730 Class B compliance?
Yes, R5F523E6NDFP#50 includes hardware-assisted self-diagnostic features required for IEC60730 Class B, including ADC self-test, clock frequency accuracy measurement (CAC), independent watchdog timer (IWDT) diagnostics, RAM test support via DOC, and analog input disconnect detection. These capabilities are explicitly listed under "Useful functions for IEC60730 compliance" in the datasheet's Features section.
What is the operating voltage requirement for the analog supply (AVCC0) on R5F523E6NDFP#50?
R5F523E6NDFP#50 requires AVCC0 to be supplied at 4.5–5.5 V for full operation of the 24-bit delta-sigma ADC, PGA, excitation current sources, and voltage reference. While the digital core (VCC) operates from 1.8–5.5 V, the analog subsystem is specified only for 4.5–5.5 V per Table 1.1 (Power supply voltages/Operating frequencies) - ensuring noise immunity and specification compliance for precision measurement.
R5F523E6NDFP#50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX23E-B
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x12b SAR, 8x24b Sigma-Delta; D/A 1x16b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F523E6NDFP#50 FAQ
1.How can I place an order for R5F523E6NDFP#50 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F523E6NDFP#50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F523E6NDFP#50 reliable?
The price and inventory of R5F523E6NDFP#50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F523E6NDFP#50 is usually 5 days.
3.What payment methods are accepted for R5F523E6NDFP#50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F523E6NDFP#50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F523E6NDFP#50?
R5F523E6NDFP#50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F523E6NDFP#50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F523E6NDFP#50?
For technical support, including R5F523E6NDFP#50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F523E6NDFP#50 requirements.
6.How does Aetrix verify that R5F523E6NDFP#50 is sourced from the original manufacturer or authorized distributors?
All R5F523E6NDFP#50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F523E6NDFP#50 meets industry standards.
7.What is the process for return or replacement of R5F523E6NDFP#50?
All R5F523E6NDFP#50 units undergo pre-shipment inspection (PSI). If there is an issue with R5F523E6NDFP#50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F523E6NDFP#50 part is unused and in its original packaging.
Return procedure for R5F523E6NDFP#50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F523E6NDFP#50 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

