Renesas R5F562GAAGFH#V3
- Part No.:
- R5F562GAAGFH#V3
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F562GAAGFH#V3.pdf
- Description:
- 32BIT MCU RX62G 256K/16K LQFP112
- Quantity:
- Payment:

- Shipping:

Inventory:3,977
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F562GAAGFH#V3 from Renesas Electronics is a 32-bit RX62G Group microcontroller designed for high-precision motor control and industrial inverter systems. It operates at up to 100 MHz, delivers 165 DMIPS, integrates dual 12-bit ADC units with sample-and-hold and programmable gain amplifiers, supports CAN 2.0B (32 mailboxes), and features 256 KB on-chip flash, 16 KB SRAM, and 32 KB data flash - all qualified for −40°C to +105°C operation.
For engineers reviewing the R5F562GAAGFH#V3 datasheet, R5F562GAAGFH#V3 pinout, R5F562GAAGFH#V3 application, or R5F562GAAGFH#V3 equivalent, key selection criteria include its 100-MHz MTU3/GPT complementary PWM capability with hardware dead-time generation, simultaneous 7-channel ADC sampling across three A/D units, IEC 60730-compliant self-diagnostic features (CRC, IWDT, analog self-test), and support for 112-pin LQFP package with 61 I/O pins and 21 input-only pins.
Technical Context
The R5F562GAAGFH#V3 implements the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, IEEE-754 single-precision FPU, and memory protection unit (MPU). Its clock system combines an external crystal oscillator or internal PLL for 8–100 MHz ICLK, with independent PCLK division (8–50 MHz) for peripherals.
It integrates three A/D converter units: two 12-bit S12ADA units (4 channels each, shared and per-unit sample-and-hold, 3-channel programmable gain amplifiers, window comparators) and one 10-bit ADA unit (12 channels), all supporting simultaneous 7-channel sampling triggered by MTU3 or GPT. The CAN module is enabled and compliant with ISO 11898-1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, 64-bit accumulator |
| Memory | 256 KB flash (no wait states), 16 KB SRAM, 32 KB data flash (30k write cycles) |
| ADC System | Two 12-bit S12ADA units (4 ch × 2) + one 10-bit ADA unit (12 ch); simultaneous 7-ch sampling |
| PWM & Timers | Eight 16-bit MTU3 channels (two 3-phase complementary PWM outputs); four 16-bit GPTa channels (complementary single-phase or 3-phase PWM) |
| Communication | CAN 2.0B (32 mailboxes), 3× SCI, 1× RIIC (SMBus), 1× RSPI, 1× LIN master (v2.1) |
| Operating Range | −40°C to +105°C (G version), 4.0–5.5 V supply (VCC/PLLVCC and AVCC/AVCC0) |
| Package | 112-pin LQFP (PLQP0112JA-A, 20×20 mm, 0.65 mm pitch) |
Pinout & Package
Package: PLQP0112JA-A - 112-pin LQFP, 20 mm × 20 mm body, 0.65 mm pitch, lead-free (Sn only), RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated digital power/ground pairs for noise isolation; separate AVCC/AVSS for analog domain |
| XTAL, EXTAL | Main crystal oscillator interface | Supports 8–12.5 MHz external crystal; enables PLL-based 100 MHz system clock |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | 12 dedicated high-current PWM output pins (6 per 3-phase channel), controlled via POE3 for fault shutdown |
| AD00–AD19 | Analog input channels | 20 total ADC inputs: AN000–AN003 and AN100–AN103 (12-bit units), AN200–AN211 (10-bit unit) |
| CANH, CANL | CAN bus differential pair | Integrated CAN transceiver interface compliant with ISO 11898-1; supports 1 Mbit/s operation |
Key Features
| Feature | Design Value |
|---|---|
| IEC 60730 Class B compliance | Hardware-enforced IWDT (14-bit, LOCO clock), CRC calculator, analog self-test, oscillation stop detection |
| Motor control PWM precision | Hardware dead-time insertion in MTU3; no CPU load for complementary PWM generation or A/D trigger synchronization |
| Multi-unit ADC coordination | Three independent A/D units synchronized to sample 7 channels simultaneously - critical for vector-controlled PMSM/BLDC current sensing |
| Programmable gain amplifier (PGA) | 11-step gain (2.0× to 13.333×) per 12-bit ADC unit, enabling direct shunt-resistor current measurement without external op-amps |
| Robust fault handling | Port Output Enable 3 (POE3) monitors comparator outputs or short-circuit events to force MTU3/GPT pins into high-Z state within microseconds |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM motors in HVAC compressors and washing machine drum drives. IC Role / Device Role / Timing Role: Primary motor control MCU executing real-time FOC algorithm, generating synchronized 3-phase PWM, sampling phase currents via dual 12-bit ADCs with PGA, and managing CAN diagnostics. Use Value: Simultaneous 7-channel ADC sampling eliminates timing skew between current/voltage feedback; hardware dead-time prevents shoot-through in IGBT gate drivers. |
Use Scenario: Variable-speed inverter control for refrigerator compressors and fan motors under stringent energy-efficiency standards (e.g., ENERGY STAR). IC Role / Device Role / Timing Role: System-on-chip controller managing motor commutation, temperature monitoring, user interface, and communication with main system MCU over LIN or CAN. Use Value: Integrated 10-bit ADC (12 ch) handles auxiliary sensors; LIN v2.1 support enables low-cost, robust inter-module communication in appliance subsystems. |
| Industrial PLC I/O Modules | Renewable Energy Converters |
Use Scenario: Analog input/output expansion modules in modular PLCs requiring high-accuracy voltage/current measurement and isolated PWM output. IC Role / Device Role / Timing Role: Dedicated signal conditioning and timing engine interfacing with external isolators and DACs, while communicating via CANopen or Modbus over SCI. Use Value: Dual 12-bit ADC units with window comparators enable real-time overvoltage/overcurrent trip detection without CPU intervention. |
Use Scenario: Grid-tied solar microinverters requiring precise MPPT tracking, DC-link voltage regulation, and anti-islanding detection. IC Role / Device Role / Timing Role: Real-time controller managing interleaved DC-DC conversion, grid-synchronized AC inversion, and safety-critical islanding detection using CRC and IWDT. Use Value: IEC 60730-certified self-test functions (CRC on firmware, analog self-diagnosis) satisfy UL 1741 SB and VDE-AR-N 4105 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F562TAAGFH#V3 | Same RX62G pinout and peripheral set, but belongs to RX62T Group - includes GPT (not GPTa) and lacks CAN module. | Suitable for cost-sensitive inverter designs where CAN is unnecessary and GPT-based PWM suffices. | Select when CAN is not required and lower BOM cost is prioritized over advanced PWM flexibility. |
| R5F562GAADFH#V3 | Same RX62G Group, identical package and peripherals, but D-version rated for −40°C to +85°C and 5-V-only supply (no 3-V option). | Applicable in commercial-grade industrial equipment with less extreme thermal environments. | Choose for standard-temperature applications where extended temperature qualification is not mandated. |
Compared with R5F562GAAGFH#V3, R5F562TAAGFH#V3 removes CAN and substitutes GPT for GPTa - reducing motor control precision but lowering cost; R5F562GAADFH#V3 retains full functionality but sacrifices automotive/industrial extended-temperature certification and dual-supply flexibility.
Availability
R5F562GAAGFH#V3 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, and renewable energy converters requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F562GAAGFH#V3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX62G Group, including R5F562GAAGFH#V3, was engineered specifically for high-performance, safety-certifiable motor control applications - integrating precision analog, deterministic PWM, and functional safety accelerators in a single chip.
FAQ
What is the maximum operating frequency and performance rating of the R5F562GAAGFH#V3?
The R5F562GAAGFH#V3 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance. This is achieved using the 32-bit RX CPU core with a 5-stage pipeline, single-cycle 32×32-bit multiplication, and integrated IEEE-754 floating-point unit - enabling real-time execution of complex motor control algorithms without external co-processors. The R5F562GAAGFH#V3 sustains this performance across its full −40°C to +105°C operating range.
Does the R5F562GAAGFH#V3 support IEC 60730 Class B functional safety requirements?
Yes, the R5F562GAAGFH#V3 includes multiple hardware features certified for IEC 60730 Class B compliance: an independent watchdog timer (IWDT) clocked by a dedicated 125-kHz LOCO oscillator, cyclic redundancy check (CRC) calculation unit for memory and data integrity, analog self-diagnostic capability in both 12-bit ADC units, and oscillation stoppage detection for the main crystal oscillator. These features are implemented in silicon and require no software overhead to maintain safety integrity in the R5F562GAAGFH#V3.
What ADC resources does the R5F562GAAGFH#V3 provide for motor current sensing?
The R5F562GAAGFH#V3 provides three coordinated A/D converter units: two 12-bit S12ADA units (4 channels each) with per-unit sample-and-hold circuits, 3-channel programmable gain amplifiers (11 gain steps), and window comparators; plus one 10-bit ADA unit (12 channels). All three units support simultaneous 7-channel sampling - essential for capturing phase currents and DC-link voltage without timing skew during FOC execution in the R5F562GAAGFH#V3.
Which PWM peripherals in the R5F562GAAGFH#V3 support hardware dead-time insertion?
The R5F562GAAGFH#V3 supports hardware dead-time insertion exclusively in the MTU3 (Multi-function Timer Pulse Unit 3) - used for its two three-phase complementary PWM output channels. Dead-time is automatically applied and adjustable in the R5F562GAAGFH#V3 without CPU intervention, preventing shoot-through in inverter bridge drivers. The GPTa unit supports complementary PWM but does not implement hardware dead-time; it relies on software or external logic for timing safety.
Is CAN functionality enabled in the R5F562GAAGFH#V3, and what protocol version does it support?
Yes, CAN functionality is fully enabled in the R5F562GAAGFH#V3. It integrates a CAN module compliant with ISO 11898-1, supporting CAN 2.0B protocol with 32 configurable mailboxes, bit rates up to 1 Mbit/s, and built-in message filtering and FIFO buffering. This capability is confirmed in the device's product listing (Table 1.3) and functional overview (Section 1.2), making the R5F562GAAGFH#V3 suitable for industrial networked motor control systems requiring robust diagnostics and interoperability.
R5F562GAAGFH#V3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 61
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F562GAAGFH#V3 FAQ
1.How can I place an order for R5F562GAAGFH#V3 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F562GAAGFH#V3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F562GAAGFH#V3 reliable?
The price and inventory of R5F562GAAGFH#V3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F562GAAGFH#V3 is usually 5 days.
3.What payment methods are accepted for R5F562GAAGFH#V3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F562GAAGFH#V3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F562GAAGFH#V3?
R5F562GAAGFH#V3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F562GAAGFH#V3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F562GAAGFH#V3?
For technical support, including R5F562GAAGFH#V3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F562GAAGFH#V3 requirements.
6.How does Aetrix verify that R5F562GAAGFH#V3 is sourced from the original manufacturer or authorized distributors?
All R5F562GAAGFH#V3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F562GAAGFH#V3 meets industry standards.
7.What is the process for return or replacement of R5F562GAAGFH#V3?
All R5F562GAAGFH#V3 units undergo pre-shipment inspection (PSI). If there is an issue with R5F562GAAGFH#V3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F562GAAGFH#V3 part is unused and in its original packaging.
Return procedure for R5F562GAAGFH#V3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F562GAAGFH#V3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

