Renesas R5F562N7BDLE#U0
- Part No.:
- R5F562N7BDLE#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F562N7BDLE#U0.pdf
- Description:
- IC MCU 32BIT 384KB FLSH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,887
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F562N7BDLE#U0 from Renesas is a 32-bit RX CPU-based microcontroller delivering 165 DMIPS at 100 MHz, featuring single-precision IEEE-754 FPU, 384 KB on-chip flash, 64 KB SRAM, 32 KB data flash, Ethernet MAC (10/100 Mbps), USB 2.0 Full-Speed Host/Function/OTG, CAN 2.0B (1 channel, 32 mailboxes), and 12-bit ADC (8-channel) - deployed in industrial HMIs with TFT-LCD support up to WQVGA.
For engineers reviewing the R5F562N7BDLE#U0 datasheet, R5F562N7BDLE#U0 pinout, R5F562N7BDLE#U0 application, or R5F562N7BDLE#U0 equivalent, key selection criteria include its TFLGA145 package (145-pin, 9×9 mm, 0.65 mm pitch), dual USB ports, RMII/MII Ethernet interface, real-time clock with calendar, and four low-power modes including Deep Software Standby with RTC retention.
Technical Context
The R5F562N7BDLE#U0 implements a CISC-Harvard architecture with 5-stage pipeline, variable-length instructions, and Memory Protection Unit (MPU) for secure embedded execution. It integrates a dedicated DMA controller (4 channels), EXDMA controller (2 channels), and Data Transfer Controller (DTC) to offload peripheral-to-memory and memory-to-peripheral transfers without CPU intervention.
Its clock system supports external 8–14 MHz crystal + PLL for 100 MHz ICLK, independent PCLK (≤50 MHz) for peripherals, and BCLK (≤50 MHz) for external bus - with internal 125 kHz LOCO for IWDT and 32 kHz subclock for RTC. The MCU operates across –40°C to +85°C on a single 2.7–3.6 V supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit, 100 MHz max, 165 DMIPS, IEEE-754 single-precision FPU |
| Memory | 384 KB flash (no wait states), 64 KB SRAM, 32 KB data flash (30K erase cycles) |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 FS (2 ports, Host/Function/OTG), CAN 2.0B (1 ch, 32 mailboxes) |
| Analog | 12-bit ADC × 8 ch (1 µs conversion @ 50 MHz PCLK), 10-bit DAC × 2 ch |
| Timers & PWM | MTU2 × 12 ch (16-bit), TMR × 4 ch (8-bit), CMT × 4 ch (16-bit), complementary PWM, phase-count mode |
| I/O & Packaging | 103 GPIO (5 V tolerant, open-drain, pull-up), TFLGA145 (9×9 mm, 0.65 mm pitch) |
| Power & Temp | 2.7–3.6 V operation, 480 µA/MHz Run Mode, Deep Software Standby with RTC, –40°C to +85°C |
Pinout & Package
Package: TFLGA145 (PTLG0145JB-A), 145-pin, 9×9 mm body, 0.65 mm pitch, exposed thermal pad (non-electrical).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated analog/digital power domains; AVCC/AVSS separate for ADC/DAC reference stability |
| P00–P07, PA0–PA7, PB0–PB7, PC0–PC7, PD0–PD7, PE0–PE7, PF0–PF4, PG0–PG7 | General-purpose I/O | 103 configurable pins with 5 V tolerance, internal pull-up, open-drain capability, and peripheral function multiplexing |
| USB0_DP / USB0_DM / USB1_DP / USB1_DM | USB 2.0 differential pairs | Two full-speed USB transceivers integrated; no external PHY required for basic operation |
| ET_RX_DV / ET_TX_EN / ET_ERXD0–1 / ET_ETXD0–1 / ET_MDC / ET_MDIO | Ethernet physical layer interface | RMII-compliant 4-pin interface (plus MDC/MDIO) for direct connection to external PHY |
| AN0–AN7 | Analog input channels | 8-channel 12-bit ADC inputs with shared sample-and-hold; VREFH/VREFL pins define conversion range |
| DA0 / DA1 | DAC output channels | 2× 10-bit voltage-output DACs referenced to VREFH (0 V to VREFH) |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit | IEEE-754 single-precision hardware accelerator enabling deterministic math for motor control and signal processing |
| Background data flash programming | Allows firmware updates without halting CPU execution - critical for zero-downtime field upgrades |
| Real-time clock with calendar | Full BCD-format timekeeping (year/month/day/hour/min/sec) with alarm and periodic interrupt support |
| Multi-channel DMA & EXDMA | Offloads high-bandwidth transfers (e.g., Ethernet Rx/Tx FIFOs, LCD frame buffer updates) from CPU |
| Peripheral function flexibility | Each GPIO supports multiple alternate functions (SCI, I²C, RSPI, CAN, MTU, etc.) via software-selectable registers |
Applications
| Industrial HMI with TFT-LCD | Factory Automation Gateway |
|---|---|
Use Scenario: Embedded panel controller driving WQVGA (400×240) TFT display with touch interface and local data logging. IC Role / Device Role / Timing Role: Main application processor executing GUI stack, managing USB/Ethernet connectivity, and synchronizing ADC sampling for sensor monitoring. Use Value: Integrated TFT-LCD controller, 12-bit ADC, and dual USB ports eliminate external bridge ICs and reduce BOM count by ≥3 components. | Use Scenario: Protocol translator between Modbus RTU field devices and EtherNet/IP backbone in PLC rack. IC Role / Device Role / Timing Role: Real-time protocol engine handling concurrent CAN, SCI, and Ethernet packet routing with deterministic latency. Use Value: Hardware-accelerated CRC calculator and dedicated Ethernet DMA enable <100 µs packet processing latency at line rate. |
| Medical Diagnostic Device | Building Energy Management System |
Use Scenario: Portable ultrasound front-end with analog sensor interface, real-time image buffering, and USB host for storage export. IC Role / Device Role / Timing Role: Signal acquisition controller performing synchronized multi-channel ADC sampling and FFT preprocessing via FPU. Use Value: 1 µs ADC conversion time and background data flash erase allow continuous waveform capture while updating firmware over USB. | Use Scenario: HVAC controller aggregating temperature, humidity, and CO₂ sensor data, communicating via BACnet/IP over Ethernet and local RSPI-connected displays. IC Role / Device Role / Timing Role: Central supervisory MCU managing sensor polling, PID loop execution, and network stack timing via RTC-synchronized interrupts. Use Value: Deep Software Standby mode with RTC wake-up reduces average power to <10 µA during unoccupied periods - extending battery backup life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F562N8BDLE#U0 | 512 KB flash / 96 KB SRAM vs. 384 KB / 64 KB; identical peripherals and package | Requires larger code footprint or future-proofing for feature expansion | Select when firmware size exceeds 384 KB or additional RAM is needed for complex stacks |
| R5F56217BDLE#U0 | Same memory, but lacks Ethernet MAC and EXDMA; retains USB, CAN, and LCD controller | Suitable for cost-sensitive non-networked edge nodes where Ethernet is unnecessary | Choose for lower-cost designs omitting wired LAN connectivity while retaining USB/CAN/HMI capability |
Compared with R5F562N7BDLE#U0, the R5F562N8BDLE#U0 offers headroom for larger firmware and buffers, while the R5F56217BDLE#U0 removes Ethernet complexity and cost - making it ideal for USB/CAN-only gateways or standalone HMIs without LAN infrastructure.
Availability
R5F562N7BDLE#U0 is available at Aetrix Electronics and suitable for industrial HMIs, factory automation gateways, medical diagnostic devices, and building energy management systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F562N7BDLE#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX62N Group, including R5F562N7BDLE#U0, was designed for high-performance embedded applications demanding real-time responsiveness, rich connectivity (Ethernet/USB/CAN), and human-machine interface capabilities - especially in industrial control and medical equipment.
FAQ
What is the maximum operating frequency and core performance of the R5F562N7BDLE#U0?
The R5F562N7BDLE#U0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using its 32-bit RX CPU core. It includes a single-precision IEEE-754 floating-point unit for accelerated math operations, supporting deterministic execution in motor control and signal processing tasks. Its 5-stage pipeline and variable-length instruction set optimize code density and throughput.
Does the R5F562N7BDLE#U0 support Ethernet communication, and what interface options are available?
Yes, the R5F562N7BDLE#U0 integrates a full Ethernet MAC supporting both 10/100 Mbps speeds in half- or full-duplex mode. It provides MII and RMII interface options for connection to external PHYs, with dedicated 2 KB transmit and receive FIFOs and descriptor-based DMA to minimize CPU overhead. The RMII interface uses only 4 signal lines plus MDIO/MDC, reducing PCB complexity.
What are the analog capabilities of the R5F562N7BDLE#U0, particularly regarding ADC and DAC?
The R5F562N7BDLE#U0 features a 12-bit ADC with 8 input channels and a conversion time of 1.0 µs per channel when PCLK runs at 50 MHz. It supports single, scan, and trigger-started modes with sample-and-hold. Additionally, it includes two 10-bit DAC channels with output range from 0 V to VREFH, suitable for precision analog output generation in sensor calibration or actuator control loops.
How does the R5F562N7BDLE#U0 manage power consumption in low-power applications?
The R5F562N7BDLE#U0 offers four low-power modes: Sleep, All-Module Clock Stop, Software Standby, and Deep Software Standby with RTC. In Run Mode, it consumes just 480 µA/MHz with all peripherals active. In Deep Software Standby, the RTC remains operational while main logic is powered down, enabling wake-up via alarm or external interrupt - ideal for battery-backed monitoring systems.
What package type and pin count does the R5F562N7BDLE#U0 use, and is it pin-compatible with other RX62N variants?
The R5F562N7BDLE#U0 uses the TFLGA145 package (PTLG0145JB-A): 145-pin, 9×9 mm body, 0.65 mm pitch. It shares the same pinout with other RX62N Group devices in the TFLGA145 package (e.g., R5F562N8BDLE#U0, R5F562N7ADLE#U0), enabling drop-in replacement within the same memory configuration family - provided PCB layout accounts for identical mechanical and thermal pad requirements.
R5F562N7BDLE#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 103
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10/12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F562N7BDLE#U0 FAQ
1.How can I place an order for R5F562N7BDLE#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F562N7BDLE#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F562N7BDLE#U0 reliable?
The price and inventory of R5F562N7BDLE#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F562N7BDLE#U0 is usually 5 days.
3.What payment methods are accepted for R5F562N7BDLE#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F562N7BDLE#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F562N7BDLE#U0?
R5F562N7BDLE#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F562N7BDLE#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F562N7BDLE#U0?
For technical support, including R5F562N7BDLE#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F562N7BDLE#U0 requirements.
6.How does Aetrix verify that R5F562N7BDLE#U0 is sourced from the original manufacturer or authorized distributors?
All R5F562N7BDLE#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F562N7BDLE#U0 meets industry standards.
7.What is the process for return or replacement of R5F562N7BDLE#U0?
All R5F562N7BDLE#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F562N7BDLE#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F562N7BDLE#U0 part is unused and in its original packaging.
Return procedure for R5F562N7BDLE#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F562N7BDLE#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

