Renesas R5F562T6ADFM#V3
- Part No.:
- R5F562T6ADFM#V3
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F562T6ADFM#V3.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,498
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F562T6ADFM#V3 from Renesas Electronics is a 64-pin, 5-V supply, CAN-disabled 32-bit RX62T Group microcontroller targeting motor control and industrial inverter applications. It operates at up to 100 MHz, delivers 165 DMIPS, integrates dual 12-bit ADC units with sample-and-hold and programmable gain amplifiers, and supports three-phase complementary PWM generation via MTU3 with hardware dead-time insertion.
For engineers reviewing the R5F562T6ADFM#V3 datasheet, R5F562T6ADFM#V3 pinout, R5F562T6ADFM#V3 application, or R5F562T6ADFM#V3 equivalent, key selection considerations include its 64-Kbyte flash / 8-Kbyte SRAM configuration, LQFP-64 (PLQP0064KB-A, 10×10 mm, 0.5-mm pitch) package, IEC 60730-compliant safety features (IWDT, CRC, self-diagnostic ADC), and absence of integrated CAN interface.
Technical Context
The R5F562T6ADFM#V3 implements the 32-bit RX CPU core with IEEE-754 single-precision FPU, 5-stage pipeline, and memory protection unit (MPU). Its clock system supports 8–100 MHz ICLK (CPU/system bus) and 8–50 MHz PCLK (peripheral bus), with independent PLL and internal LOCO for IWDT.
It integrates eight 16-bit MTU3 channels for high-resolution PWM (including two three-phase complementary outputs), four 16-bit GPT channels for flexible waveform generation, and three A/D converter units - two 12-bit S12ADA units (4 channels each, simultaneous 7-channel sampling) and one 10-bit ADA unit (12 channels) - all supporting IEC 60730 self-test.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RX 32-bit CISC Harvard, 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables sub-microsecond PWM timing resolution |
| Memory Configuration | 64 Kbytes on-chip flash (no wait states), 8 Kbytes SRAM, 8 Kbytes data flash |
| Analog Peripherals | Dual 12-bit ADC (S12ADA) with 3-channel sample-and-hold + PGA per unit; one 10-bit ADC (ADA) with 12 channels |
| PWM Capability | MTU3 provides two independent three-phase complementary PWM outputs with automatic dead-time insertion and fault protection via POE3 |
| Safety Compliance | IEC 60730 Class B support via independent watchdog timer (IWDT), CRC calculator, ADC self-diagnosis, and port monitoring |
| Package & Pin Count | LQFP-64 (PLQP0064KB-A), 10×10 mm, 0.5-mm pitch, 37 I/O + 9 input-only pins |
Pinout & Package
Package: PLQP0064KB-A, 64-pin LQFP, 10×10 mm body, 0.5-mm pitch, lead-free (Sn only), RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | 5-V main supply (VCC = 4.0–5.5 V); dedicated analog AVCC/AVCC0 pins support 4.0–5.5 V for ADC reference stability |
| XTAL, EXTAL | External crystal oscillator inputs | Supports 8–12.5 MHz crystal for precise clock source; stoppage detection enables IEC 60730 fail-safe response |
| MTIOC0A–MTIOC3B | MTU3 waveform output pins | Drive three-phase inverter legs; complementary outputs enforce non-overlapping switching; POE3 enables immediate high-Z fault shutdown |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Accept external or timer-synchronized start signals; enable synchronized sampling across multiple ADC units for motor current reconstruction |
| POE0, POE4, POE8, POE10, POE11 | Port output enable control inputs | Initiate hardware-controlled high-impedance state on MTU3/GPT pins during overcurrent, comparator trip, or software command |
| SCI0_TXD, SCI0_RXD | Asynchronous serial interface | Full-duplex UART with noise cancellation; used for host communication, parameter upload, and firmware updates |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Dead-Time Insertion | Automatically enforces non-overlapping gate drive signals in MTU3 complementary PWM mode - eliminates risk of shoot-through in inverter bridges without CPU overhead |
| Simultaneous 7-Channel Sampling | Three ADC units coordinate to capture voltage/current feedback from motor phases and DC-link simultaneously - critical for field-oriented control (FOC) loop accuracy |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per 12-bit ADC unit - enables direct low-level current sensing with shunt resistors without external op-amps |
| Independent Watchdog Timer (IWDT) | 14-bit counter driven by dedicated 125-kHz LOCO - immune to system clock faults and cannot be disabled by software, satisfying IEC 60730 mandatory reset requirements |
| CRC Calculator with Multiple Polynomials | Supports X⁸+X²+X+1, X¹⁶+X¹⁵+X²+1, and X¹⁶+X¹²+X⁵+1 - validates firmware integrity and real-time data transfers in safety-critical motor control sequences |
Applications
| Industrial Motor Drives | Appliance Inverter Systems |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase induction or PMSM motors in HVAC blowers, compressors, and pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized PWM generation, and multi-channel current/voltage sampling at 100 kHz loop rates. Use Value: Hardware-accelerated MTU3 PWM with dead-time and POE3 fault response ensures safe inverter operation; dual 12-bit ADCs with PGA eliminate external signal conditioning. |
Use Scenario: Variable-speed control of washing machine drum motors and refrigerator compressors with energy efficiency certification requirements. IC Role / Device Role / Timing Role: Executes sensorless rotor position estimation, manages LIN communication with user interface, and monitors thermal/overcurrent faults. Use Value: Integrated LIN module simplifies appliance network architecture; IEC 60730-compliant IWDT and CRC ensure functional safety compliance for Class B appliances. |
| Industrial PLC I/O Modules | Power Supply Digital Controllers |
Use Scenario: High-density digital I/O expansion modules with analog monitoring for factory automation systems. IC Role / Device Role / Timing Role: Manages 37 GPIOs with port monitoring, performs periodic ADC scans of temperature/voltage rails, and communicates via SCI to main PLC controller. Use Value: On-chip MPU and port read-back capability satisfy diagnostic coverage requirements; 8-Kbyte SRAM supports real-time task scheduling and data buffering. |
Use Scenario: Digital control of isolated DC-DC converters and AC-DC power supplies requiring precise voltage regulation and fault logging. IC Role / Device Role / Timing Role: Implements PID control loops using 100-MHz PWM timers, samples output voltage/current with 12-bit ADCs, and stores event logs in data flash. Use Value: 32-Kbyte max data flash (8 Kbytes allocated) enables 30,000 erase/write cycles for lifetime event logging; background programming avoids CPU interruption during operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F562T6ADFK#V3 | Same core, memory, and peripherals, but in PLQP0064GA-A package (14×14 mm, 0.8-mm pitch) | Requires PCB redesign due to larger footprint and wider pin pitch; no change in functionality or thermal performance | Select when legacy board layout uses 0.8-mm pitch or requires higher mechanical robustness in vibration-prone environments |
| R5F562T7ADFM#V3 | 128-Kbyte flash / 8-Kbyte SRAM / 8-Kbyte data flash; otherwise identical peripheral set and package | Supports larger control algorithms and bootloader partitioning; same motor control timing and safety features | Choose when firmware size exceeds 64 Kbytes or when future feature expansion (e.g., OTA updates) demands additional code space |
Compared with R5F562T6ADFM#V3, R5F562T6ADFK#V3 offers identical electrical performance in a mechanically distinct package, while R5F562T7ADFM#V3 provides double the flash capacity without altering PWM timing, ADC resolution, or safety architecture - enabling scalable firmware development within the same pin-compatible family.
Availability
R5F562T6ADFM#V3 is available at Aetrix Electronics and suitable for industrial motor drives, appliance inverter systems, and PLC I/O modules requiring stable component supply, long-term lifecycle support, and IEC 60730-certifiable silicon.
Supply support for R5F562T6ADFM#V3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX62T Group, including R5F562T6ADFM#V3, was designed specifically for high-performance motor control applications demanding deterministic real-time response, integrated analog front-ends, and functional safety compliance.
FAQ
What is the maximum operating frequency and core performance of the R5F562T6ADFM#V3?
The R5F562T6ADFM#V3 operates at a maximum system clock frequency of 100 MHz and delivers 165 DMIPS of processing performance using the 32-bit RX CPU core. Its single-precision IEEE-754 floating-point unit and 64-bit accumulator enable efficient execution of motor control algorithms such as field-oriented control (FOC) and sensorless estimation without external coprocessors. This performance level is sustained across its full operating temperature range of –40°C to +85°C.
Does the R5F562T6ADFM#V3 include an integrated CAN interface?
No, the R5F562T6ADFM#V3 does not include an integrated CAN interface. The "D" in its part number designation (R5F562T6ADFM#V3) explicitly indicates CAN-not-supported functionality per Renesas' naming convention. Engineers requiring CAN must select alternate variants such as R5F562TAADFM#V3 (CAN-enabled, same package) or evaluate external CAN transceivers with SCI-based protocols.
What ADC capabilities does the R5F562T6ADFM#V3 provide for motor current sensing?
The R5F562T6ADFM#V3 integrates two independent 12-bit S12ADA units (4 channels each) with three-channel sample-and-hold circuits and programmable gain amplifiers (11 gain steps from 2.0× to 13.333×), plus one 10-bit ADA unit (12 channels). This allows simultaneous sampling of up to seven analog inputs - essential for reconstructing three-phase motor currents and DC-link voltage in real time - with hardware PGA eliminating the need for external signal conditioning circuitry.
How does the R5F562T6ADFM#V3 support IEC 60730 functional safety compliance?
The R5F562T6ADFM#V3 supports IEC 60730 Class B compliance through multiple hardware features: an independent watchdog timer (IWDT) with dedicated 125-kHz LOCO clock that cannot be disabled by software; a CRC calculator for memory and data integrity checking; self-diagnostic functions in both 12-bit and 10-bit ADC units; and port monitoring capability to verify output pin states. These features collectively meet mandatory diagnostic coverage requirements for household and industrial appliances.
What is the package type and pin pitch of the R5F562T6ADFM#V3?
The R5F562T6ADFM#V3 is packaged in a 64-pin LQFP (PLQP0064KB-A) with dimensions of 10×10 mm and a 0.5-mm pin pitch. It is lead-free (Sn-only finish) and RoHS compliant. This compact footprint supports high-density PCB layouts typical in motor drive inverters and appliance control boards, and is pin-compatible with other RX62T Group members in the same package variant.
R5F562T6ADFM#V3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F562T6ADFM#V3 FAQ
1.How can I place an order for R5F562T6ADFM#V3 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F562T6ADFM#V3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F562T6ADFM#V3 reliable?
The price and inventory of R5F562T6ADFM#V3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F562T6ADFM#V3 is usually 5 days.
3.What payment methods are accepted for R5F562T6ADFM#V3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F562T6ADFM#V3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F562T6ADFM#V3?
R5F562T6ADFM#V3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F562T6ADFM#V3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F562T6ADFM#V3?
For technical support, including R5F562T6ADFM#V3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F562T6ADFM#V3 requirements.
6.How does Aetrix verify that R5F562T6ADFM#V3 is sourced from the original manufacturer or authorized distributors?
All R5F562T6ADFM#V3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F562T6ADFM#V3 meets industry standards.
7.What is the process for return or replacement of R5F562T6ADFM#V3?
All R5F562T6ADFM#V3 units undergo pre-shipment inspection (PSI). If there is an issue with R5F562T6ADFM#V3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F562T6ADFM#V3 part is unused and in its original packaging.
Return procedure for R5F562T6ADFM#V3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F562T6ADFM#V3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

