Renesas R5F562T6BDFF#V3
- Part No.:
- R5F562T6BDFF#V3
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F562T6BDFF#V3.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,459
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F562T6BDFF#V3 from Renesas Electronics is a 32-bit RX62T Group microcontroller designed for high-precision motor control and industrial inverter applications. It operates at up to 100 MHz, delivers 165 DMIPS, integrates dual 12-bit ADC units with sample-and-hold and programmable gain amplifiers, and supports three-phase complementary PWM generation via MTU3 with hardware dead-time insertion. Its 64-Kbyte flash, 8-Kbyte SRAM, and 32-Kbyte data flash enable robust firmware storage and runtime parameter tuning.
For engineers reviewing the R5F562T6BDFF#V3 datasheet, R5F562T6BDFF#V3 pinout, R5F562T6BDFF#V3 application, or R5F562T6BDFF#V3 equivalent, key selection criteria include its 80-pin LQFP (PLQP0080JA-A) package, CAN interface support, –40°C to +85°C operating range (D version), 3.0–3.6 V / 4.0–5.5 V dual analog supply capability, and IEC 60730-compliant safety features including independent watchdog timer and self-diagnostic ADC.
Technical Context
The R5F562T6BDFF#V3 implements the 32-bit RX CPU core with IEEE-754 single-precision FPU, 5-stage pipeline, and memory protection unit (MPU). Its clock system supports external crystal or internal PLL (8–100 MHz ICLK), with separate PCLK domain (8–50 MHz) for peripherals.
It integrates two 12-bit ADC units (4 channels each, simultaneous 7-channel sampling), one 10-bit ADC (12 channels), MTU3 for three-phase PWM with non-overlapping outputs and automatic dead-time control, and GPT timers for single-phase complementary PWM - all synchronized to avoid CPU load during waveform generation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS performance |
| Memory | 64 Kbytes on-chip flash (no wait states), 8 Kbytes SRAM, 32 Kbytes reprogrammable data flash |
| Analog Peripherals | Two 12-bit ADC units (4 ch × 2, 3 S/H circuits, PGA, window comparator), one 10-bit ADC (12 ch) |
| PWM & Timers | Eight 16-bit MTU3 channels (two three-phase complementary PWM outputs), four 16-bit GPT channels (complementary single-phase or mixed three-phase PWM) |
| Communications | 1× CAN (ISO 11898-1, 32 mailboxes), 3× SCI, 1× RIIC (SMBus), 1× RSPI, 1× LIN master |
| Safety & Compliance | IEC 60730 Class B compliance: IWDT (14-bit, LOCO clock), CRC calculator, ADC self-diagnosis, oscillation stop detection |
| Supply & Temp | VCC/PLLVCC = 2.7–3.6 V or 4.0–5.5 V; AVCC0/AVCC = 3.0–3.6 V or 4.0–5.5 V; operating range –40°C to +85°C (D version) |
Pinout & Package
Package: 80-pin LQFP (PLQP0080JA-A), 14×14 mm, 0.65 mm pitch, surface-mount, lead-free (Sn finish).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated pins for digital core (VCC/VSS) and analog domains (AVCC/AVSS); decoupling required per datasheet layout guidelines |
| XTAL, EXTAL | Main oscillator input/output | Supports external crystal (1–20 MHz) or ceramic resonator; enables precise timing for motor control loops |
| MTIOC0A–MTIOC7B | MTU3 waveform output/input | Drive three-phase inverter bridges with hardware-controlled complementary PWM and dead-time insertion |
| AD00–AD11 | Analog input channels | Connect to current/voltage sensors; support simultaneous sampling across 7 channels for field-oriented control |
| CANH, CANL | CAN bus differential pair | Enable robust communication with motor drives, PLCs, or HMI over ISO 11898-1 compliant physical layer |
| POE0, POE4, POE8, POE10, POE11 | Port output enable control | Trigger high-impedance state on MTU3/GPT pins during fault conditions (e.g., overcurrent detected by comparator) |
Key Features
| Feature | Design Value |
|---|---|
| Hardware-accelerated PWM | MTU3 generates non-overlapping three-phase PWM waveforms with automatic dead-time insertion-no CPU overhead during real-time motor commutation |
| Simultaneous multi-channel ADC sampling | Three 12-bit ADC units can sample up to 7 analog inputs concurrently, enabling precise current reconstruction for vector control algorithms |
| IEC 60730 safety engine | Integrated IWDT (LOCO clock), CRC calculator, ADC self-test, and oscillation stop detection meet Class B functional safety requirements without external components |
| Programmable gain amplifier (PGA) | 11-step gain (2× to 13.33×) per 12-bit ADC channel allows direct connection of low-level shunt resistor signals without external op-amps |
| Flexible clock domain separation | Independent ICLK (up to 100 MHz) and PCLK (up to 50 MHz) domains allow optimized timing for CPU-intensive control vs. peripheral latency-critical operations |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors or washing machine drum drives. IC Role / Device Role / Timing Role: Primary controller executing real-time FOC algorithm, generating synchronized PWM, sampling phase currents, and managing CAN-based system coordination. Use Value: Hardware MTU3 PWM and simultaneous 7-channel ADC sampling reduce jitter and latency, enabling <1 µs current loop update times critical for torque ripple suppression. | Use Scenario: Variable-speed compressor control in refrigerators with energy efficiency certification (e.g., ENERGY STAR). IC Role / Device Role / Timing Role: System-on-chip managing motor control, temperature sensing, user interface, and power factor correction via integrated peripherals. Use Value: Integrated 12-bit ADC with PGA eliminates external signal conditioning, while data flash stores calibration coefficients across product lifetime. |
| Industrial PLC I/O Modules | Factory Automation Gateways |
Use Scenario: Analog input module acquiring 4–20 mA sensor signals and performing local preprocessing before CAN bus transmission. IC Role / Device Role / Timing Role: Signal acquisition and protocol translation node with real-time analog processing and deterministic CAN messaging. Use Value: Dual 12-bit ADC units with window comparators enable autonomous over-range detection and alarm triggering without host intervention. | Use Scenario: Edge gateway bridging legacy RS-485 fieldbus devices to Ethernet/IP or PROFINET networks. IC Role / Device Role / Timing Role: Protocol converter with SCI-based serial interface, CAN master for device polling, and RSPI for external flash or PHY management. Use Value: Three SCI channels support concurrent Modbus RTU, ASCII, and custom protocols; built-in LIN master enables integration of local human-machine interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F562T7BDFF#V3 | 128 Kbytes flash, 8 Kbytes SRAM, 8 Kbytes data flash - larger code space but same package and peripheral set | Preferred for complex motion profiles requiring extended firmware or OTA update capability | Select when application firmware exceeds 64 Kbytes or requires additional data logging buffer |
| R5F562T6ADFF#V3 | 5-V operation only (VCC/AVCC = 4.0–5.5 V); no 3-V support; identical memory and peripheral configuration | Suitable for legacy industrial systems with 5-V rail infrastructure and no low-voltage constraints | Choose for compatibility with existing 5-V power supplies and simplified BOM where 3-V operation is unnecessary |
Compared with R5F562T6BDFF#V3, R5F562T7BDFF#V3 offers expanded flash for advanced control algorithms, while R5F562T6ADFF#V3 removes 3-V flexibility but simplifies voltage regulation - both retain identical pinout, PWM timing accuracy, and IEC 60730 safety features.
Availability
R5F562T6BDFF#V3 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, and factory automation gateways requiring stable component supply, long-term lifecycle assurance, and IEC 60730-certified silicon.
Supply support for R5F562T6BDFF#V3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power management ICs for automotive, industrial, and IoT markets.
The RX62T Group is engineered specifically for high-performance motor control, integrating precision analog front-ends, deterministic PWM, and functional safety features to replace discrete control solutions in inverter and servo drive designs.
FAQ
What is the maximum operating frequency and CPU performance of the R5F562T6BDFF#V3?
The R5F562T6BDFF#V3 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance. This is achieved using the 32-bit RX CPU core with 5-stage pipeline, single-cycle multiplication, and integrated IEEE-754 floating-point unit - enabling real-time execution of complex motor control algorithms such as field-oriented control without external co-processors.
Does the R5F562T6BDFF#V3 support CAN communication, and what version is implemented?
Yes, the R5F562T6BDFF#V3 supports CAN communication compliant with ISO 11898-1, featuring a dedicated CAN module with 32 configurable mailboxes. The "B" in the part number confirms CAN support, and the device operates in standard (11-bit) identifier mode - suitable for industrial networked motor control, PLC interconnect, and diagnostic messaging in safety-critical systems.
What analog capabilities does the R5F562T6BDFF#V3 provide for motor current sensing?
The R5F562T6BDFF#V3 provides two independent 12-bit ADC units (4 channels each) with three shared sample-and-hold circuits, programmable gain amplifiers (11-step, up to 13.33×), and window comparators - enabling direct shunt-based current measurement with sub-microsecond sampling synchronization. A third 10-bit ADC (12 channels) supports auxiliary voltage and temperature monitoring.
Is the R5F562T6BDFF#V3 qualified for functional safety standards like IEC 60730?
Yes, the R5F562T6BDFF#V3 includes multiple hardware features certified for IEC 60730 Class B compliance: an independent watchdog timer (IWDT) clocked by a dedicated 125-kHz LOCO, CRC calculation unit for memory and data integrity, ADC self-diagnostic function, and oscillation stop detection - eliminating need for external safety monitors in Class B appliance and industrial control designs.
What package type and pin count does the R5F562T6BDFF#V3 use?
The R5F562T6BDFF#V3 uses an 80-pin LQFP package (PLQP0080JA-A), measuring 14×14 mm with 0.65 mm pitch. This package provides 44 general-purpose I/O pins and 13 input-only pins - sufficient for full three-phase PWM output, analog sensing, CAN/LIN/SCI interfaces, and GPIO expansion in compact inverter modules.
R5F562T6BDFF#V3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 4x10b, 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F562T6BDFF#V3 FAQ
1.How can I place an order for R5F562T6BDFF#V3 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F562T6BDFF#V3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F562T6BDFF#V3 reliable?
The price and inventory of R5F562T6BDFF#V3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F562T6BDFF#V3 is usually 5 days.
3.What payment methods are accepted for R5F562T6BDFF#V3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F562T6BDFF#V3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F562T6BDFF#V3?
R5F562T6BDFF#V3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F562T6BDFF#V3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F562T6BDFF#V3?
For technical support, including R5F562T6BDFF#V3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F562T6BDFF#V3 requirements.
6.How does Aetrix verify that R5F562T6BDFF#V3 is sourced from the original manufacturer or authorized distributors?
All R5F562T6BDFF#V3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F562T6BDFF#V3 meets industry standards.
7.What is the process for return or replacement of R5F562T6BDFF#V3?
All R5F562T6BDFF#V3 units undergo pre-shipment inspection (PSI). If there is an issue with R5F562T6BDFF#V3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F562T6BDFF#V3 part is unused and in its original packaging.
Return procedure for R5F562T6BDFF#V3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F562T6BDFF#V3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

