Renesas R5F562T6DDFF#H3
- Part No.:
- R5F562T6DDFF#H3
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F562T6DDFF#H3.pdf
- Description:
- RX62T 64KB/8K LQFP80 4.0-5.5V
- Quantity:
- Payment:

- Shipping:

Inventory:3,174
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F562T6DDFF#H3 from Renesas Electronics is a 32-bit RX CPU-based microcontroller designed for motor control and industrial real-time applications. It operates at up to 100 MHz, delivers 165 DMIPS, integrates dual 12-bit ADC units with sample-and-hold and programmable gain amplifiers, supports three-phase complementary PWM via MTU3, and features CAN interface (not supported in this variant). It targets inverter-driven AC motor control systems requiring precise timing, analog sensing, and functional safety compliance.
For engineers reviewing the R5F562T6DDFF#H3 datasheet, R5F562T6DDFF#H3 pinout, R5F562T6DDFF#H3 application, or R5F562T6DDFF#H3 equivalent, key selection criteria include its 64-KB flash / 8-KB SRAM configuration, 80-pin LQFP package (PLQP0080JA-A), 5-V operation, -40°C to +85°C temperature range, and absence of CAN - making it suitable for cost-optimized, non-automotive motor drive designs where IEC 60730 self-test capability and high-resolution PWM timing are critical.
Technical Context
The R5F562T6DDFF#H3 implements the RX62T Group architecture with a CISC Harvard 5-stage pipeline core supporting IEEE-754 single-precision FPU and 64-bit accumulator operations. Its clock system uses an external crystal or internal PLL to generate ICLK up to 100 MHz and PCLK up to 50 MHz, with independent division/multiplication paths for system and peripheral domains.
It integrates three A/D converter units: two 12-bit S12ADA units (4 channels each, simultaneous 7-channel sampling) and one 10-bit ADA unit (12 channels), all supporting self-diagnosis per IEC 60730. The MTU3 timer provides eight 16-bit channels with three-phase complementary PWM output, dead-time control, and hardware-triggered A/D conversion - essential for closed-loop motor control without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, 64-bit accumulator |
| Memory | 64-KB on-chip flash (no wait states), 8-KB SRAM, 8-KB data flash (30,000 write cycles) |
| Analog Peripherals | Two 12-bit ADC units (4 ch × 2, 1-μs conversion @ 50 MHz ADCLK), one 10-bit ADC (12 ch), simultaneous 7-ch sampling |
| PWM & Timers | Eight 16-bit MTU3 channels with three-phase complementary PWM, four 16-bit GPT channels, two 16-bit CMT units |
| Communication | Three SCIs, one I²C (SMBus-compatible), one RSPI, one LIN master, no CAN interface |
| Supply & Temp | 5-V operation (VCC/PLLVCC = 4.0–5.5 V), AVCC = 4.0–5.5 V, operating range: –40°C to +85°C (D version) |
| Package | 80-pin LQFP (PLQP0080JA-A), 14×14 mm, 0.65 mm pitch, RoHS-compliant, lead-free finish |
Pinout & Package
Package: 80-pin LQFP (PLQP0080JA-A), 14×14 mm body, 0.65 mm pitch, exposed pad not present, standard JEDEC outline.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated pins for digital core power (VCC) and return (VSS); multiple pairs ensure low-noise operation under PWM switching loads |
| AVCC, AVSS | Analog power and ground | Separate 5-V analog supply domain isolates sensitive ADC and comparator circuitry from digital noise |
| XTAL, EXTAL | External crystal oscillator input/output | Supports 8–12.5 MHz crystal for precise clock generation; required for full 100-MHz operation and IEC 60730 oscillator stop detection |
| MTIOC0A–MTIOC7B | MTU3 waveform output/input | 12 dedicated pins for complementary PWM outputs (e.g., U/V/W phases + inverted signals); enable hardware dead-time insertion and fault-safe shutdown via POE3 |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Hardware-synchronized start of ADC conversions using MTU3/GPT timer events - eliminates software latency in motor current sampling |
Key Features
| Feature | Design Value |
|---|---|
| IEC 60730 Class B compliance support | Integrated self-test functions: ADC self-diagnosis, CRC calculator for memory/data integrity, oscillation stop detection, and PORT register monitoring |
| Motor control-optimized PWM | MTU3 delivers three-phase complementary PWM with automatic dead-time generation and non-overlapping waveform enforcement - no CPU overhead for gate drive timing |
| High-resolution analog front-end | Dual 12-bit ADC units with shared and per-unit sample-and-hold, 11-step programmable gain amplifiers (2×–13.3×), and window comparators for overcurrent/overvoltage protection |
| Real-time deterministic execution | Fast interrupt response (<100 ns), 16-level priority ICU, DTC for background data transfers, and MPU for memory protection in safety-critical firmware partitions |
| Robust system supervision | Independent watchdog timer (IWDT) with dedicated 125-kHz LOCO clock - immune to main oscillator failure and cannot be disabled by software |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase induction motors in HVAC blowers and compressor drives. IC Role / Device Role / Timing Role: Real-time PWM generation, synchronized current/voltage sampling, and torque calculation via FPU-accelerated math. Use Value: Enables <1-μs current loop update rates using hardware-triggered ADC and MTU3 PWM, reducing torque ripple and acoustic noise. |
Use Scenario: Variable-speed control of washing machine drum motors with sensorless field-oriented control (FOC). IC Role / Device Role / Timing Role: Simultaneous 7-channel ADC sampling for back-EMF estimation, GPT-based timing for commutation logic, and LIN communication to UI controller. Use Value: Eliminates need for external op-amps or comparators via integrated PGA and window comparators - reduces BOM count and PCB area. |
| Industrial PLC I/O Modules | Factory Automation Sensors |
Use Scenario: Analog input module acquiring 4–20 mA and 0–10 V sensor signals with diagnostics. IC Role / Device Role / Timing Role: High-accuracy 12-bit ADC with self-calibration, CRC-protected data logging to data flash, and SCI-based Modbus RTU communication. Use Value: Meets SIL-2 requirements via built-in IEC 60730 self-tests - avoids external safety monitor ICs and simplifies certification. |
Use Scenario: Smart temperature/pressure transmitter with local signal conditioning and digital output. IC Role / Device Role / Timing Role: Low-power operation in sleep mode, wake-on-analog-threshold via comparator, and RSPI interface to wireless SoC. Use Value: Achieves <10 μA standby current using software standby mode while retaining RAM content and fast wake-up (<1 μs) for event-driven sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F562T7DDFF#H3 | 128-KB flash / 8-KB SRAM / 8-KB data flash; same package, peripherals, and temp grade | Supports larger firmware (e.g., dual-core FOC + communication stack) without external memory | Select when firmware size exceeds 64 KB or future-proofing for feature expansion is required |
| R5F562T6BDFF#H3 | 3.3-V operation (2.7–3.6 V), same memory and peripherals; pin-compatible but different voltage domain | Required for mixed-voltage systems with 3.3-V logic interfaces and lower power consumption | Choose only if system power architecture mandates 3.3-V core supply - not a drop-in replacement |
Compared with R5F562T6DDFF#H3, R5F562T7DDFF#H3 offers double flash capacity for complex control algorithms, while R5F562T6BDFF#H3 shifts to 3.3-V operation - neither is pin-compatible nor functionally identical, and both require voltage domain and layout review before substitution.
Availability
R5F562T6DDFF#H3 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, PLC analog I/O modules, and factory automation sensors requiring stable component supply across extended production lifecycles.
Supply support for R5F562T6DDFF#H3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX62T Group, including R5F562T6DDFF#H3, was engineered specifically for high-performance motor control applications demanding real-time precision, functional safety, and integrated analog/motor peripherals - targeting cost-sensitive industrial and white-goods markets.
FAQ
What is the maximum operating frequency and performance rating of the R5F562T6DDFF#H3?
The R5F562T6DDFF#H3 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance. Its RX CPU core includes a single-precision IEEE-754 floating-point unit and a 64-bit accumulator optimized for motor control math. This performance level enables real-time execution of field-oriented control (FOC) algorithms with minimal jitter, as confirmed in Renesas' R01DS0096EJ0200 datasheet Section 1.1.
Does the R5F562T6DDFF#H3 support CAN communication?
No, the R5F562T6DDFF#H3 does not support CAN communication. The "D" in its part number suffix indicates "5-V version, CAN not supported", per Figure 1.1 and Table 1.3 of the R01DS0096EJ0200 datasheet. It retains three SCIs, one I²C, one RSPI, and one LIN master interface - making it suitable for non-automotive industrial networks where CAN is unnecessary.
What analog capabilities does the R5F562T6DDFF#H3 provide for motor current sensing?
The R5F562T6DDFF#H3 integrates two 12-bit S12ADA units (4 channels each) and one 10-bit ADA unit (12 channels), with simultaneous 7-channel sampling capability. Each 12-bit unit includes three programmable gain amplifier channels (2×–13.3×), sample-and-hold circuits, and window comparators - enabling direct shunt-based current sensing with hardware-triggered acquisition synchronized to MTU3 PWM edges.
Which package and pin count does the R5F562T6DDFF#H3 use?
The R5F562T6DDFF#H3 uses an 80-pin LQFP package designated PLQP0080JA-A: 14×14 mm body size with 0.65 mm pitch, RoHS-compliant and lead-free. This matches the "FF" suffix in the part number per Figure 1.1 of the R01DS0096EJ0200 datasheet and supports 44 I/O pins and 13 input-only pins as specified in Table 1.2.
How does the R5F562T6DDFF#H3 support IEC 60730 functional safety compliance?
The R5F562T6DDFF#H3 supports IEC 60730 Class B compliance through hardware features including self-diagnostic ADC, CRC calculator for memory/data integrity checking, oscillation stop detection for the main clock, independent watchdog timer (IWDT) with dedicated LOCO clock, and PORT register monitoring. These are documented in Sections 1.1 and 1.2 of R01DS0096EJ0200 and eliminate need for external safety monitors in many industrial applications.
R5F562T6DDFF#H3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX62T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 4x10b, 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F562T6DDFF#H3 FAQ
1.How can I place an order for R5F562T6DDFF#H3 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F562T6DDFF#H3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F562T6DDFF#H3 reliable?
The price and inventory of R5F562T6DDFF#H3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F562T6DDFF#H3 is usually 5 days.
3.What payment methods are accepted for R5F562T6DDFF#H3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F562T6DDFF#H3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F562T6DDFF#H3?
R5F562T6DDFF#H3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F562T6DDFF#H3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F562T6DDFF#H3?
For technical support, including R5F562T6DDFF#H3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F562T6DDFF#H3 requirements.
6.How does Aetrix verify that R5F562T6DDFF#H3 is sourced from the original manufacturer or authorized distributors?
All R5F562T6DDFF#H3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F562T6DDFF#H3 meets industry standards.
7.What is the process for return or replacement of R5F562T6DDFF#H3?
All R5F562T6DDFF#H3 units undergo pre-shipment inspection (PSI). If there is an issue with R5F562T6DDFF#H3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F562T6DDFF#H3 part is unused and in its original packaging.
Return procedure for R5F562T6DDFF#H3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F562T6DDFF#H3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

