Renesas R5F562T7ADFM#V3
- Part No.:
- R5F562T7ADFM#V3
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F562T7ADFM#V3.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,953
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F562T7ADFM#V3 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller in the RX62T Group, designed for motor control and industrial inverter applications. It integrates dual 12-bit ADC units (4 channels each), one 10-bit ADC (12 channels), 8 KB SRAM, 128 KB flash, 8 KB data flash, CAN interface, and hardware-accelerated complementary PWM generation with dead-time control - enabling precise three-phase inverter drive in HVAC compressors and servo drives.
For engineers reviewing the R5F562T7ADFM#V3 datasheet, R5F562T7ADFM#V3 pinout, R5F562T7ADFM#V3 application, or R5F562T7ADFM#V3 equivalent, key selection criteria include its 64-pin LQFP-0.5mm package, -40°C to +85°C operating range, 5-V supply support, absence of CAN (D suffix), and GPT-based PWM delay resolution up to 312 ps at 100 MHz.
Technical Context
The R5F562T7ADFM#V3 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance, and memory protection unit (MPU). Its timing subsystem includes eight 16-bit MTU3 channels (for three-phase complementary PWM) and four 16-bit GPT channels supporting synchronized PWM frame generation, phase-shifted outputs, and hardware dead-time insertion without CPU load.
It features three independent A/D converter units: two 12-bit S12ADA units (each with 3-channel sample-and-hold, programmable gain amplifier, and window comparator) and one 10-bit ADA unit (12 channels), all capable of simultaneous 7-channel sampling triggered by MTU3/GPT events - critical for real-time current/voltage sensing in closed-loop motor control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 128 KB on-chip flash (no wait states), 8 KB SRAM, 8 KB data flash (30,000 write cycles) |
| Analog Peripherals | Two 12-bit ADCs (4 ch × 2, 3× S/H, PGA, window comp), one 10-bit ADC (12 ch), simultaneous 7-ch sampling |
| PWM Generation | 8× MTU3 channels (two 3-phase complementary PWM outputs), 4× GPT channels (four single-phase or one 3-phase + one single-phase complementary PWM) |
| Communication | 3× SCI, 1× I²C (SMBus), 1× RSPI, 1× LIN master, no CAN (D suffix confirmed) |
| Operating Range | -40°C to +85°C (D version), 4.0–5.5 V VCC/PLLVCC, 4.0–5.5 V AVCC/AVCC0 |
| Package | LQFP-64 (PLQP0064KB-A), 10×10 mm, 0.5 mm pitch, 37 I/O + 9 input-only pins |
Pinout & Package
Package: PLQP0064KB-A - 64-pin LQFP, 10×10 mm body, 0.5 mm pitch, exposed pad, RoHS-compliant matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC for digital core/I/O, VSS as common reference; decoupling required per Renesas layout guidelines |
| XTAL, EXTAL | External crystal oscillator inputs | Supports 8–12.5 MHz crystal for main clock; internal PLL enables 100 MHz ICLK; stoppage detection for IEC 60730 compliance |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Primary complementary PWM output pins (e.g., MTIOC0A/0B for Phase U high/low); support non-overlapping output with automatic dead-time insertion |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels (A0–A3), each with two complementary outputs (e.g., GTIOCA0/GTIOCB0); enable precise PWM edge delay down to 312 ps |
| AD00–AD11 | Analog input channels | 12 dedicated pins for 10-bit ADC; AD00–AD03 and AD08–AD11 also serve dual role for 12-bit S12ADA units |
| POE0, POE4, POE8, POE10, POE11 | Port Output Enable inputs | Hardware-triggered high-impedance control for MTU3/GPT pins during fault conditions (e.g., short-circuit detection or comparator trip) |
Key Features
| Feature | Design Value |
|---|---|
| Hardware PWM Dead-Time Control | Automatic insertion of non-overlapping intervals in MTU3/GPT complementary outputs eliminates shoot-through risk in IGBT/MOSFET half-bridges without software overhead |
| Simultaneous Multi-Channel ADC Sampling | Three A/D units coordinate to capture 7 analog signals (e.g., 3-phase currents + DC bus + temperature + voltage) in one trigger event for synchronized motor control loops |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.33×) per 12-bit ADC channel enables direct low-level current shunt sensing without external op-amps |
| IEC 60730 Class B Compliance Support | Integrated self-test functions: ADC self-diagnosis, CRC calculator for memory/data integrity, oscillation stop detection, and port monitoring via PORT registers |
| Independent Watchdog Timer (IWDT) | 14-bit counter driven by dedicated 125-kHz LOCO ensures fail-safe reset even if main clock fails or firmware hangs - mandatory for safety-critical inverters |
Applications
| Motor Drive Inverters | HVAC Compressor Control |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/IM motors in variable-frequency drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized PWM generation, and simultaneous current/voltage sampling at 20 kHz switching frequency. Use Value: Hardware-accelerated MTU3 complementary PWM and 312-ps GPT delay resolution enable precise dead-time tuning to minimize torque ripple and switching losses. | Use Scenario: Closed-loop speed and temperature regulation in residential/commercial air conditioning systems. IC Role / Device Role / Timing Role: Sensor fusion hub aggregating compressor current, suction/ discharge pressure, ambient/ coil temperature, and indoor humidity via integrated ADCs and communication interfaces. Use Value: Dual 12-bit ADC units with shared sample-and-hold allow concurrent acquisition of 6 analog signals - reducing control loop latency by eliminating sequential sampling delays. |
| Servo Motor Controllers | Industrial PLC I/O Modules |
Use Scenario: High-bandwidth position/velocity control in robotic arms and CNC axes using encoder feedback and current-loop modulation. IC Role / Device Role / Timing Role: Deterministic interrupt handling (101 sources, 16 priority levels), fast ADC conversion (1 µs @ 50 MHz ADCLK), and hardware POE-triggered fault shutdown. Use Value: Independent watchdog timer (IWDT) and CRC calculator provide certified functional safety mechanisms required for SIL2-rated motion controllers. | Use Scenario: Analog input expansion module for programmable logic controllers measuring 4–20 mA sensor signals and thermocouple outputs. IC Role / Device Role / Timing Role: Signal conditioner and protocol translator interfacing with host controller via RSPI or SCI, performing linearization, filtering, and diagnostics. Use Value: Programmable gain amplifiers and window comparators per ADC channel enable auto-ranging and over-limit detection without external components - simplifying PCB design and BOM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F562T7ADFH#V3 | 112-pin LQFP (20×20 mm, 0.65 mm pitch); 61 I/O + 21 input-only pins; same memory/peripherals | Requires larger PCB area and different layout; supports more analog/digital I/O for complex multi-sensor systems | Select when additional GPIO, ADC channels, or CAN capability (in A-suffix variants) is needed - not drop-in compatible due to package and pin count mismatch |
| R5F562T7BDFM#V3 | 3.3-V supply version (2.7–3.6 V VCC); identical 64-pin LQFP package and peripheral set | Targets low-power battery-operated or mixed-voltage systems; lacks 5-V tolerance on I/O and analog inputs | Choose for energy-constrained designs where 3.3-V operation suffices and 5-V robustness is unnecessary - pinout-compatible but voltage domain incompatible |
Compared with R5F562T7ADFM#V3, R5F562T7ADFH#V3 offers greater I/O scalability at the cost of board space, while R5F562T7BDFM#V3 provides lower-voltage operation in the same footprint - neither is pin-compatible replacement, but both share identical peripheral architecture and software compatibility within the RX62T Group.
Availability
R5F562T7ADFM#V3 is available at Aetrix Electronics and suitable for motor drive inverters, HVAC compressor control, servo motor controllers, and industrial PLC I/O modules requiring stable component supply across extended product lifecycles.
Supply support for R5F562T7ADFM#V3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX62T Group - including R5F562T7ADFM#V3 - was engineered specifically for high-performance motor control, featuring hardware PWM acceleration, multi-channel synchronized ADC, and IEC 60730 safety support to simplify certification in industrial drives and appliances.
FAQ
What is the maximum operating frequency and CPU performance of the R5F562T7ADFM#V3?
The R5F562T7ADFM#V3 operates at a maximum system clock frequency of 100 MHz and delivers 165 DMIPS of processing performance using the 32-bit RXv1 CPU core. Its single-precision IEEE-754 floating-point unit enables efficient execution of motor control algorithms such as field-oriented control (FOC) and sensorless estimation without external coprocessors - a key capability confirmed in the R01DS0096EJ0200 datasheet.
Does the R5F562T7ADFM#V3 include CAN interface functionality?
No, the R5F562T7ADFM#V3 does not include CAN interface functionality. The "D" in the part number suffix explicitly denotes "CAN not supported", as documented in Table 1.3 and Figure 1.1 of the R01DS0096EJ0200 datasheet. It retains three SCIs, one I²C, one RSPI, and one LIN master interface - making it suitable for applications where CAN is not required, such as standalone HVAC or fan motor controllers.
What are the analog capabilities of the R5F562T7ADFM#V3 for motor current sensing?
The R5F562T7ADFM#V3 provides three A/D converter units optimized for motor control: two 12-bit S12ADA units (4 channels each, with 3-channel sample-and-hold and programmable gain amplifiers) and one 10-bit ADA unit (12 channels). All units support simultaneous 7-channel sampling triggered by MTU3 or GPT timers - enabling precise, time-aligned acquisition of phase currents and DC-link voltage for real-time current-loop execution in the R5F562T7ADFM#V3.
What package type and pin count does the R5F562T7ADFM#V3 use?
The R5F562T7ADFM#V3 uses the PLQP0064KB-A package: a 64-pin LQFP with 10×10 mm body size and 0.5 mm pin pitch. This package provides 37 general-purpose I/O pins and 9 input-only pins, matching the "FM" suffix decoding in Figure 1.1 of the R01DS0096EJ0200 datasheet. It is RoHS-compliant and features a matte tin surface finish.
How does the R5F562T7ADFM#V3 support functional safety standards like IEC 60730?
The R5F562T7ADFM#V3 integrates multiple hardware features for IEC 60730 Class B compliance: independent watchdog timer (IWDT) with dedicated LOCO clock, oscillation stop detection, CRC calculator for memory and data integrity checking, self-diagnostic ADC functionality, and PORT register monitoring for output pin state verification. These capabilities are explicitly listed in the "Features" section and Table 1.1 of the R01DS0096EJ0200 datasheet as designed for safety-critical appliance and industrial control applications.
R5F562T7ADFM#V3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F562T7ADFM#V3 FAQ
1.How can I place an order for R5F562T7ADFM#V3 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F562T7ADFM#V3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F562T7ADFM#V3 reliable?
The price and inventory of R5F562T7ADFM#V3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F562T7ADFM#V3 is usually 5 days.
3.What payment methods are accepted for R5F562T7ADFM#V3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F562T7ADFM#V3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F562T7ADFM#V3?
R5F562T7ADFM#V3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F562T7ADFM#V3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F562T7ADFM#V3?
For technical support, including R5F562T7ADFM#V3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F562T7ADFM#V3 requirements.
6.How does Aetrix verify that R5F562T7ADFM#V3 is sourced from the original manufacturer or authorized distributors?
All R5F562T7ADFM#V3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F562T7ADFM#V3 meets industry standards.
7.What is the process for return or replacement of R5F562T7ADFM#V3?
All R5F562T7ADFM#V3 units undergo pre-shipment inspection (PSI). If there is an issue with R5F562T7ADFM#V3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F562T7ADFM#V3 part is unused and in its original packaging.
Return procedure for R5F562T7ADFM#V3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F562T7ADFM#V3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

