Renesas R5F562T7BDFP#V3
- Part No.:
- R5F562T7BDFP#V3
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F562T7BDFP#V3.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,816
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F562T7BDFP#V3 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller in the RX62T Group, designed for motor control and industrial inverter applications. It integrates dual 12-bit ADC units (4 channels each) with sample-and-hold, programmable gain amplifiers, and window comparators; one 10-bit ADC unit (12 channels); 8× 16-bit MTU3 timers with two three-phase complementary PWM output channels; CAN interface (ISO 11898-1 compliant, 32 mailboxes); and operates from a 2.7–3.6 V supply at –40°C to +85°C.
For engineers reviewing the R5F562T7BDFP#V3 datasheet, R5F562T7BDFP#V3 pinout, R5F562T7BDFP#V3 application, or R5F562T7BDFP#V3 equivalent, this MCU delivers deterministic real-time control for brushless DC and permanent magnet synchronous motor drives, supports IEC 60730 Class B safety compliance via self-diagnostic ADC, independent watchdog timer (IWDT), CRC calculator, and oscillation stop detection, and enables precise timing-critical PWM generation with hardware dead-time insertion and phase-counting mode.
Technical Context
The R5F562T7BDFP#V3 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU-enabling 165 DMIPS at 100 MHz. Its memory subsystem includes 128 Kbytes of on-chip flash (no wait states at full speed), 8 Kbytes SRAM, and 8 Kbytes data flash rated for 30,000 erase/write cycles with background operation capability.
Peripherals are optimized for motor control: MTU3 provides synchronized three-phase PWM outputs with automatic dead-time compensation and A/D trigger generation; GPTa is absent (RX62T Group uses MTU3/GPT instead of GPTa); POE3 supports hardware fault shutdown across 6 large-current output pins; and dual 12-bit ADCs support simultaneous 7-channel sampling with built-in self-test and analog signal conditioning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz, IEEE-754 FPU, 64-bit accumulator |
| Flash / RAM / Data Flash | 128 Kbytes main flash (0-wait-state @ 100 MHz), 8 Kbytes SRAM, 8 Kbytes data flash (30k cycles, BGO supported) |
| ADC System | Two 12-bit S12ADA units (4 ch × 2, simultaneous 7-ch sampling), one 10-bit ADA unit (12 ch), all with self-diagnostic and comparator functions |
| PWM & Timers | Eight 16-bit MTU3 channels supporting two independent three-phase complementary PWM outputs with hardware dead-time control and phase-counting |
| Communication | 1× CAN 2.0B (32 mailboxes), 3× SCI, 1× RIIC (SMBus), 1× RSPI, 1× LIN master (v1.3/2.0/2.1) |
| Supply & Temp | 2.7–3.6 V VCC/PLLVCC; AVCC0 = 3.0–3.6 V or 4.0–5.5 V; operating range –40°C to +85°C (D version) |
| Safety Features | Independent watchdog timer (IWDT) with dedicated 125-kHz LOCO clock, CRC calculator (3 polynomials), oscillation stop detection, LVD, and PORT register monitoring |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14×14 mm body, 0.5 mm pitch, RoHS-compliant, lead-free (Sn finish).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated digital power/ground pairs per quadrant; decoupling required per Renesas layout guidelines |
| AVCC0, AVSS0 | Analog power supply | Separate 3.0–3.6 V or 4.0–5.5 V analog domain for ADC and comparators; isolated from digital VCC |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | 12 large-current PWM output pins (6 per 3-phase group); configured as complementary pairs with hardware dead-time |
| POE0, POE4, POE8, POE10, POE11 | Port Output Enable inputs | Hardware fault-triggered high-impedance control for MTU3/GPT pins; supports short-circuit and comparator-based shutdown |
| ADTRG0–ADTRG2 | A/D conversion triggers | External or timer-synchronized start signals for 12-bit and 10-bit ADC units; enables precise sampling alignment |
| TXD0–RXD2, SCL0–SDA0, CANH–CANL | Serial interface I/O | SCI0–SCI2, RIIC, and CAN transceiver pins; CANH/CANL require external termination and ESD protection |
Key Features
| Feature | Design Value |
|---|---|
| Three-phase PWM generation | Two independent 3-phase complementary PWM outputs with automatic dead-time insertion and no CPU overhead |
| Simultaneous multi-channel ADC sampling | Up to 7 analog inputs sampled concurrently across dual 12-bit ADC units for synchronized current/voltage acquisition |
| IEC 60730 Class B compliance support | Integrated IWDT, CRC calculator, ADC self-test, oscillation stop detection, and PORT monitoring reduce external safety components |
| Programmable gain amplifier (PGA) | 11-step gain (2.0× to 13.333×) per 12-bit ADC unit enables direct low-level sensor interfacing without external op-amps |
| Hardware fault response | POE3 logic responds to comparator thresholds or short-circuit events within <1 µs to force PWM outputs into safe high-Z state |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and washing machine drum drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized PWM generation, and simultaneous current sensing via dual 12-bit ADCs with PGA. Use Value: Enables <1 µs current-loop update intervals and <312 ps PWM edge timing resolution, reducing torque ripple and acoustic noise. |
Use Scenario: Variable-speed drive for refrigerator compressors requiring energy efficiency and silent operation. IC Role / Device Role / Timing Role: Primary motor controller managing inverter switching, temperature monitoring, and user interface communication over LIN/SCI. Use Value: Integrated LIN master and 3× SCI eliminate external protocol translators; self-diagnostic ADC ensures reliability over 10-year product lifetime. |
| Industrial PLC I/O Modules | Power Converter Control |
Use Scenario: Analog input module acquiring multiple sensor signals (pressure, temperature, flow) with isolation and diagnostics. IC Role / Device Role / Timing Role: High-precision data acquisition engine with 12-bit+10-bit ADCs, CRC-protected data transfer, and watchdog supervision. Use Value: Simultaneous 7-channel sampling and built-in self-test meet SIL-2 functional safety requirements without external diagnostic ICs. |
Use Scenario: Digital control of isolated DC-DC converters and active rectifiers in renewable energy systems. IC Role / Device Role / Timing Role: High-resolution PWM generator with phase-counting and A/D-triggered modulation for adaptive duty-cycle correction. Use Value: Hardware-accelerated PWM delay control and MTU3-triggered ADC sampling enable <100 ns timing jitter reduction in feedback loops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F562T7ADFP#V3 | 5-V supply variant (4.0–5.5 V), same 128/8/8 KB memory, identical package and peripheral set except CAN enabled | Required where legacy 5-V system rails or higher noise immunity in industrial environments are needed | Select when CAN bus integration is mandatory and 5-V operation aligns with existing power architecture |
| R5F562T7EDFP#V3 | 3-V supply (2.7–3.6 V) without CAN; otherwise matches R5F562T7BDFP#V3 in flash/RAM/peripherals/timing | Suitable for cost-sensitive, CAN-free applications like fan controllers or small appliance inverters | Choose when CAN is unnecessary and lower supply voltage reduces system power consumption and heat dissipation |
Compared with R5F562T7BDFP#V3, the R5F562T7ADFP#V3 adds CAN but requires 5-V infrastructure, while R5F562T7EDFP#V3 removes CAN to reduce BOM cost and simplify layout-both retain identical motor control timing precision, ADC performance, and safety features.
Availability
R5F562T7BDFP#V3 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, PLC I/O modules, and power converter control requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F562T7BDFP#V3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX62T Group-including R5F562T7BDFP#V3-is engineered specifically for high-performance motor control, integrating precision PWM, multi-channel synchronized ADCs, and functional safety peripherals to replace discrete analog/motor-control IC combinations.
FAQ
What is the maximum operating frequency and CPU performance of the R5F562T7BDFP#V3?
The R5F562T7BDFP#V3 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the RXv1 32-bit CPU core. Its IEEE-754 single-precision floating-point unit, 64-bit accumulator, and 5-stage pipeline enable deterministic real-time computation for complex motor control algorithms without external co-processors. This performance is fully sustained across its 128 Kbytes of zero-wait-state flash memory.
Does the R5F562T7BDFP#V3 support CAN communication, and what configuration is required?
Yes, the R5F562T7BDFP#V3 includes a CAN 2.0B-compliant module with 32 configurable mailboxes. It supports standard and extended frames, loopback mode for testing, and automatic retransmission. External CAN transceiver (e.g., TJA1042) and 120-Ω termination resistors on CANH/CANL lines are required. The CAN module is enabled by default in the reset configuration and shares pins with Port 6 (P60–P67), requiring proper pinmux setup in software.
How does the R5F562T7BDFP#V3 implement functional safety for IEC 60730 compliance?
The R5F562T7BDFP#V3 supports IEC 60730 Class B compliance through integrated hardware features: an independent watchdog timer (IWDT) with dedicated 125-kHz LOCO clock, CRC calculator for memory and data integrity checks, oscillation stop detection for main crystal failure, LVD with programmable thresholds, and PORT register read-back for output pin verification. These features eliminate the need for external safety monitors in many certified designs.
What ADC capabilities does the R5F562T7BDFP#V3 provide for motor current sensing?
The R5F562T7BDFP#V3 provides three ADC units optimized for motor control: two 12-bit S12ADA units (4 channels each) with shared and per-unit sample-and-hold circuits, programmable gain amplifiers (11-step, up to 13.333×), and window comparators; plus one 10-bit ADA unit (12 channels). All units support simultaneous 7-channel sampling triggered by MTU3 timers-enabling precise, synchronized current and voltage acquisition for FOC algorithms.
What package and pin count does the R5F562T7BDFP#V3 use, and are there thermal design considerations?
The R5F562T7BDFP#V3 uses the PLQP0100KB-A package: a 100-pin LQFP with 14×14 mm body and 0.5 mm pitch. It features 6 large-current MTU3/GPT output pins (MTIOC0A–MTIOC3B) capable of driving gate drivers directly. Thermal design requires a minimum 4-layer PCB with internal ground/power planes, exposed thermal pad soldered to a copper pour, and ≥10 vias under the package per Renesas AN1907 guidelines to maintain junction temperature ≤125°C at 100 MHz operation.
R5F562T7BDFP#V3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 55
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F562T7BDFP#V3 FAQ
1.How can I place an order for R5F562T7BDFP#V3 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F562T7BDFP#V3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F562T7BDFP#V3 reliable?
The price and inventory of R5F562T7BDFP#V3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F562T7BDFP#V3 is usually 5 days.
3.What payment methods are accepted for R5F562T7BDFP#V3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F562T7BDFP#V3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F562T7BDFP#V3?
R5F562T7BDFP#V3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F562T7BDFP#V3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F562T7BDFP#V3?
For technical support, including R5F562T7BDFP#V3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F562T7BDFP#V3 requirements.
6.How does Aetrix verify that R5F562T7BDFP#V3 is sourced from the original manufacturer or authorized distributors?
All R5F562T7BDFP#V3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F562T7BDFP#V3 meets industry standards.
7.What is the process for return or replacement of R5F562T7BDFP#V3?
All R5F562T7BDFP#V3 units undergo pre-shipment inspection (PSI). If there is an issue with R5F562T7BDFP#V3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F562T7BDFP#V3 part is unused and in its original packaging.
Return procedure for R5F562T7BDFP#V3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F562T7BDFP#V3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

