Renesas R5F562T7BGFP#V3
- Part No.:
- R5F562T7BGFP#V3
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F562T7BGFP#V3.pdf
- Description:
- 32BIT MCU RX62T
- Quantity:
- Payment:

- Shipping:

Inventory:4,827
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F562T7BGFP#V3 from Renesas is a 32-bit RX CPU-based microcontroller targeting motor control and industrial inverter applications. It operates at up to 100 MHz (165 DMIPS), integrates dual 12-bit ADC units with sample-and-hold and programmable gain amplifiers, supports three-phase complementary PWM via MTU3, and features CAN interface compliance with ISO 11898-1 - deployed in servo drives and HVAC compressor controllers.
For engineers reviewing the R5F562T7BGFP#V3 datasheet, R5F562T7BGFP#V3 pinout, R5F562T7BGFP#V3 application, or R5F562T7BGFP#V3 equivalent, key selection criteria include its 100-MHz MTU3 PWM timing resolution (312 ps edge delay control), IEC 60730-compliant self-diagnostic ADC and CRC unit, -40°C to +105°C G-grade operation, and 100-pin LQFP (PLQP0100KB-A) package with 61 I/O pins and 21 input-only pins.
Technical Context
The R5F562T7BGFP#V3 belongs to the RX62T Group and implements a CISC Harvard architecture with 5-stage pipeline, single-precision IEEE-754 FPU, and memory protection unit (MPU). Its clock system supports PLL-based 100-MHz ICLK and configurable PCLK up to 50 MHz, enabling synchronized high-speed peripheral operation.
It integrates eight 16-bit MTU3 channels for three-phase inverter control - including automatic dead-time insertion, phase-counting mode, and POE3-triggered high-impedance shutdown - alongside four 16-bit GPT channels supporting triangle-wave PWM and comparator-linked control, all compliant with IEC 60730 functional safety requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit, 100 MHz max, 165 DMIPS - enables real-time field-oriented control (FOC) loop execution within 1 µs. |
| Memory | 128 KB flash, 8 KB SRAM, 8 KB data flash - sufficient for dual-loop motor control firmware with parameter storage. |
| ADC System | Two 12-bit S12ADA units (4 ch × 2) + one 10-bit ADA (12 ch); simultaneous 7-channel sampling - supports concurrent current/voltage/temperature acquisition in inverters. |
| PWM Capability | MTU3: 2× three-phase complementary PWM outputs; GPTa: 4× single-phase or 1× three-phase + 1× single-phase - delivers full-bridge gate drive with hardware-enforced dead time. |
| Communication | 1× CAN (ISO 11898-1, 32 mailboxes), 3× SCI, 1× RIIC, 1× RSPI, 1× LIN - enables motor controller networking and host MCU coordination. |
| Operating Range | -40°C to +105°C (G-grade), 2.7–3.6 V supply - qualified for under-hood and industrial ambient conditions without derating. |
| Safety Features | IEC 60730-compliant CRC calculator, self-diagnostic ADC, IWDT with LOCO clock, oscillation stop detection - meets Class B software safety requirements. |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LQFP (14×14 mm, 0.5 mm pitch), RoHS-compliant, tray-packed (#V).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: VCC (core/I/O), AVCC (analog), with separate ground planes for noise isolation in motor control. |
| MTIOC0A–D / MTIOC1A–D | MTU3 waveform output | Eight dedicated pins for complementary PWM outputs - directly drive gate drivers with non-overlapping logic enforced by hardware. |
| ADTRG0–3 | ADC trigger inputs | Four external trigger inputs synchronized to PWM edges - enable precise current-sampling timing aligned to inverter switching. |
| POE0, POE4, POE8, POE10, POE11 | Port Output Enable | Five fault-input pins triggering immediate high-impedance state on MTU3/GPT outputs - critical for overcurrent/short-circuit protection. |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART interface with noise cancellation - used for debug logging or host communication in industrial HMI systems. |
| CANH / CANL | CAN bus differential pair | Integrated CAN physical layer interface - connects directly to ISO 11898-2 transceiver for robust fieldbus communication. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware-accelerated FOC support | MTU3's phase-counting mode and POE3-triggered shutdown reduce CPU load during real-time torque control and fault response. |
| Simultaneous multi-channel ADC sampling | Three-unit ADC architecture enables synchronized capture of motor phase currents and DC-link voltage without software coordination. |
| IEC 60730 Class B compliance | On-chip CRC, self-test ADC, IWDT, and oscillation monitoring provide certified functional safety without external components. |
| Programmable gain amplifier (PGA) | 11-step gain (2×–13.3×) per 12-bit ADC channel - eliminates external signal conditioning for shunt-based current sensing. |
| Background data flash programming | BGO mode allows reprogramming of 8 KB data flash during runtime - supports field-updatable motor parameters and calibration tables. |
Applications
| Industrial Servo Drives | HVAC Compressor Controllers |
|---|---|
Use Scenario: Closed-loop position/speed control of PMSM/BLDC motors in CNC machines and robotics. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, generation of six-channel complementary PWM, and synchronous current sampling via MTU3-triggered ADC. Use Value: Hardware-accelerated dead-time insertion and POE3 fault shutdown ensure safe, glitch-free gate driving at 100 kHz switching frequencies. | Use Scenario: Variable-speed control of scroll compressors in commercial air conditioning systems. IC Role / Device Role / Timing Role: Sensorless rotor position estimation, thermal monitoring via PGA-amplified NTC inputs, and CAN-based communication with building management systems. Use Value: Dual 12-bit ADC units with simultaneous sampling eliminate phase-current measurement skew, improving torque ripple below 0.5%. |
| Electric Power Steering (EPS) | Industrial PLC I/O Modules |
Use Scenario: Torque assist control in automotive EPS systems requiring ASIL-B readiness. IC Role / Device Role / Timing Role: High-integrity motor control core with CRC-protected firmware, IWDT supervision, and redundant ADC diagnostics. Use Value: Integrated IEC 60730 self-tests reduce validation effort and eliminate need for external watchdog ICs or checksum monitors. | Use Scenario: Analog input expansion module for industrial PLCs acquiring temperature, pressure, and current signals. IC Role / Device Role / Timing Role: Multi-channel precision data acquisition hub with programmable gain, window comparators, and SPI-to-CAN bridging. Use Value: On-chip 10-bit and dual 12-bit ADCs with 12-channel aggregate coverage replace discrete signal-conditioning ASICs and reduce BOM count by 3+ components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F562T7ADFP#V3 | D-grade (-40°C to +85°C), same 128 KB/8 KB/8 KB memory, identical pinout and peripherals, but lacks G-grade thermal qualification. | Suitable for indoor industrial environments without extended temperature requirements. | Select when operating ambient stays ≤85°C and cost sensitivity outweighs extended temp margin. |
| R5F562T7AGFP#V3 | G-grade (-40°C to +105°C), same memory and peripherals, but includes CAN interface (unlike R5F562T7BGFP#V3 which omits CAN). | Required where CAN bus integration is mandatory for system-level communication. | Choose only if CAN is needed; otherwise R5F562T7BGFP#V3 offers identical motor control capability at lower cost. |
Compared with R5F562T7ADFP#V3, R5F562T7BGFP#V3 adds extended temperature qualification without sacrificing performance or feature set; compared with R5F562T7AGFP#V3, it removes CAN to reduce cost and EMI complexity while retaining full motor control capability for standalone inverter designs.
Availability
R5F562T7BGFP#V3 is available at Aetrix Electronics and suitable for industrial motor drives, HVAC compressor controllers, and electric power steering systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F562T7BGFP#V3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for industrial, automotive, and IoT applications.
The RX62T Group, including R5F562T7BGFP#V3, was designed specifically for high-performance motor control in inverters and servo systems - integrating precision PWM, multi-channel synchronized ADC, and functional safety features into a single chip.
FAQ
What is the maximum operating frequency and CPU performance of the R5F562T7BGFP#V3?
The R5F562T7BGFP#V3 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance. Its 32-bit RX CPU core includes a single-precision IEEE-754 floating-point unit and a 64-bit accumulator, enabling efficient execution of motor control algorithms such as field-oriented control (FOC) and sensorless estimation without external math coprocessors. This performance level is confirmed in the official Renesas datasheet R01DS0096EJ0200.
Does the R5F562T7BGFP#V3 support CAN communication?
No, the R5F562T7BGFP#V3 does not support CAN communication. Per Table 1.2 and Figure 1.1 in the Renesas datasheet R01DS0096EJ0200, the "B" in the part number denotes a 3-V version *without* CAN functionality. The R5F562T7BGFP#V3 is functionally identical to the R5F562T7ADFP#V3 (D-grade, no CAN) but qualified for -40°C to +105°C operation. CAN is present only in "A" and "G" variants of the RX62T Group.
What ADC resources are integrated into the R5F562T7BGFP#V3?
The R5F562T7BGFP#V3 integrates three independent A/D converter units: two 12-bit S12ADA units (4 channels each, with sample-and-hold, programmable gain amplifiers, and window comparators) and one 10-bit ADA unit (12 channels). These support simultaneous sampling across seven channels, enabling synchronized acquisition of motor phase currents and DC-link voltage - a capability explicitly documented in Section 1.1 of R01DS0096EJ0200.
What package type and pin count does the R5F562T7BGFP#V3 use?
The R5F562T7BGFP#V3 uses the PLQP0100KB-A package: a 100-pin LQFP measuring 14×14 mm with 0.5 mm pitch. This package provides 61 general-purpose I/O pins and 21 input-only pins, as specified in Table 1.1 and Table 1.2 of the Renesas datasheet R01DS0096EJ0200. The "FP" suffix in the part number directly encodes this package variant.
How does the R5F562T7BGFP#V3 support functional safety compliance?
The R5F562T7BGFP#V3 supports IEC 60730 Class B compliance through integrated hardware features: a CRC calculator for memory and data integrity checking, self-diagnostic ADC that generates internal reference voltages, independent watchdog timer (IWDT) driven by a dedicated low-speed oscillator, and main oscillator stoppage detection. These capabilities are explicitly listed in the "Features" section and Table 1.1 of R01DS0096EJ0200 and require no external components to satisfy basic safety monitoring requirements.
R5F562T7BGFP#V3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 55
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F562T7BGFP#V3 FAQ
1.How can I place an order for R5F562T7BGFP#V3 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F562T7BGFP#V3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F562T7BGFP#V3 reliable?
The price and inventory of R5F562T7BGFP#V3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F562T7BGFP#V3 is usually 5 days.
3.What payment methods are accepted for R5F562T7BGFP#V3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F562T7BGFP#V3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F562T7BGFP#V3?
R5F562T7BGFP#V3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F562T7BGFP#V3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F562T7BGFP#V3?
For technical support, including R5F562T7BGFP#V3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F562T7BGFP#V3 requirements.
6.How does Aetrix verify that R5F562T7BGFP#V3 is sourced from the original manufacturer or authorized distributors?
All R5F562T7BGFP#V3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F562T7BGFP#V3 meets industry standards.
7.What is the process for return or replacement of R5F562T7BGFP#V3?
All R5F562T7BGFP#V3 units undergo pre-shipment inspection (PSI). If there is an issue with R5F562T7BGFP#V3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F562T7BGFP#V3 part is unused and in its original packaging.
Return procedure for R5F562T7BGFP#V3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F562T7BGFP#V3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

