Renesas R5F562TADDFH#H3
- Part No.:
- R5F562TADDFH#H3
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F562TADDFH#H3.pdf
- Description:
- RX62T 5V 256KB/16KB LQFP112
- Quantity:
- Payment:

- Shipping:

Inventory:2,990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F562TADDFH#H3 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for high-precision motor control and industrial inverter systems. It integrates dual 12-bit ADC units with sample-and-hold, programmable gain amplifiers, and window comparators; features eight 16-bit MTU3 timer channels supporting two three-phase complementary PWM outputs; and operates from a single 4.0–5.5 V supply across –40°C to +85°C.
For engineers reviewing the R5F562TADDFH#H3 datasheet, R5F562TADDFH#H3 pinout, R5F562TADDFH#H3 application, or R5F562TADDFH#H3 equivalent, key selection criteria include its 256 KB on-chip flash, 16 KB SRAM, 32 KB data flash, CAN-free configuration, and LQFP-112 (PLQP0112JA-A) package with 61 I/O pins and IEC 60730-compliant safety peripherals.
Technical Context
The R5F562TADDFH#H3 implements the RX62T Group architecture with a Harvard CISC core, 5-stage pipeline, and IEEE-754 single-precision FPU delivering 165 DMIPS at 100 MHz. Its memory subsystem includes zero-wait-state 256 KB flash, 16 KB SRAM, and background-programmable 32 KB data flash supporting up to 30,000 erase/write cycles.
Peripherals are optimized for real-time motor control: three independent A/D converters (two 12-bit S12ADA units + one 10-bit ADA unit) enable simultaneous 7-channel sampling; MTU3 provides hardware-dead-time generation and phase-counting mode; and POE3 supports fast hardware shutdown of PWM outputs upon comparator-triggered fault detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC with 5-stage pipeline, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 256 KB flash (no wait states), 16 KB SRAM, 32 KB data flash (30k write cycles) |
| Analog Peripherals | Two 12-bit ADCs (4 ch × 2 units) + one 10-bit ADC (12 ch); simultaneous 7-ch sampling |
| PWM & Timers | Eight 16-bit MTU3 channels; two three-phase complementary PWM outputs; hardware dead-time insertion |
| Safety Features | IEC 60730-compliant IWDT (14-bit), CRC calculator, self-diagnostic ADC, LVD, POR |
| Package & Temp | LQFP-112 (PLQP0112JA-A, 20×20 mm, 0.65 mm pitch); –40°C to +85°C (D version) |
| Supply Voltage | Single 4.0–5.5 V VCC/PLLVCC; AVCC/AVCC0 = 4.0–5.5 V; no CAN interface |
Pinout & Package
Package: PLQP0112JA-A - 112-pin LQFP, 20 mm × 20 mm body, 0.65 mm pitch, exposed pad (thermal pad not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated power/ground pairs per quadrant; decoupling required within 10 mm of each VCC-VSS pair |
| MTU3_0A–MTU3_0D | Three-phase PWM output (U/V/W/Z) | Hardware-complementary outputs with configurable dead time; drive capability up to 12 mA |
| AN000–AN003, AN100–AN103 | Analog inputs (S12ADA Unit 0 & 1) | Support sample-and-hold, programmable gain (11 steps), and window comparison per channel |
| POE0, POE4, POE8, POE10, POE11 | Port Output Enable triggers | Hardware-initiated high-impedance state for MTU3/GPT pins on comparator fault or software command |
| RESET, NMI | Reset and non-maskable interrupt | Asynchronous reset input; NMI supports oscillation stoppage and voltage-monitoring interrupts |
Key Features
| Feature | Design Value |
|---|---|
| IEC 60730 Safety Compliance | Integrated IWDT, CRC calculator, ADC self-test, LVD, and POR ensure Class B functional safety certification readiness |
| Motor Control PWM Engine | MTU3 delivers two independent three-phase complementary PWM outputs with automatic dead-time insertion and phase-counting mode for encoderless control |
| High-Resolution Analog Subsystem | Dual 12-bit ADCs with shared and per-unit sample-and-hold, 11-step PGA, and window comparators enable sensorless FOC and overcurrent protection |
| Background Data Flash Programming | 32 KB data flash supports BGO (background operation): erase/program without CPU stall, critical for runtime parameter storage |
| Real-Time Interrupt Handling | 101 interrupt sources with 16 priority levels; ICU enables low-latency response (< 0.5 µs) to PWM fault or ADC trigger events |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase PMSM/IM motors in HVAC compressors and washing machine drum drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized PWM generation, and analog current/voltage sensing at 100 kHz update rate. Use Value: Hardware-accelerated MTU3 timers eliminate CPU overhead for dead-time management; dual 12-bit ADCs enable simultaneous current sampling for precise torque ripple suppression. |
Use Scenario: Variable-speed BLDC motor control in refrigerator compressors and fan modules with thermal and overcurrent protection. IC Role / Device Role / Timing Role: System controller managing power stage timing, sensor signal conditioning, and LIN communication to main MCU. Use Value: Integrated window comparators and POE3 allow sub-microsecond hardware shutdown on overcurrent; 32 KB data flash stores calibration coefficients across product lifetime. |
| Industrial PLC I/O Modules | Uninterruptible Power Supplies |
Use Scenario: Analog input expansion module acquiring voltage, current, and temperature signals with diagnostic integrity. IC Role / Device Role / Timing Role: Precision measurement front-end with CRC-protected data transfer to host processor via SCI or RSPI. Use Value: Self-diagnostic ADC and CRC calculator meet SIL-2 requirements; 16 KB SRAM buffers multi-channel scan data before transmission. |
Use Scenario: Digital control of DC-AC inverters and battery charge/discharge regulation in line-interactive UPS systems. IC Role / Device Role / Timing Role: Dual-loop regulator executing voltage/current control loops at 20 kHz while monitoring AC line conditions. Use Value: 100 MHz CPU and FPU support floating-point PID calculations; simultaneous 7-channel ADC sampling captures grid voltage, battery voltage, and load current in one cycle. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F562TAGDFF#V3 | 80-pin LQFP, 256 KB flash, 16 KB SRAM, same RX62T core, but no CAN and reduced I/O (44 I/O, 13 input-only) | Compact inverter designs with lower peripheral count; lacks MTU3 large-current output pins | Select when board space is constrained and full 112-pin I/O capability is unnecessary |
| R5F562GADDFH#V3 | RX62G Group variant; identical pinout/package, 256 KB flash, 16 KB SRAM, but no CAN and different peripheral mapping (e.g., GPT instead of GPTa) | Cost-sensitive industrial controls requiring same footprint but simplified timer feature set | Choose when MTU3-specific functions (e.g., phase counting, cascade operation) are not required |
Compared with R5F562TADDFH#H3, R5F562TAGDFF#V3 offers smaller form factor at the expense of I/O count and large-current PWM pin availability, while R5F562GADDFH#V3 shares mechanical compatibility but replaces MTU3 with GPT-based PWM-reducing motor control precision in encoderless applications.
Availability
R5F562TADDFH#H3 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, and uninterruptible power supplies requiring stable component supply, long-term lifecycle assurance, and IEC 60730-compliant safety features.
Supply support for R5F562TADDFH#H3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX62T Group, including R5F562TADDFH#H3, was engineered specifically for high-performance, safety-critical motor control applications-integrating precision analog, deterministic PWM, and functional safety peripherals on a single chip.
FAQ
What is the maximum operating frequency and performance rating of the R5F562TADDFH#H3?
The R5F562TADDFH#H3 operates at a maximum system clock frequency of 100 MHz and delivers 165 DMIPS of processing performance. Its RX CPU core includes a single-precision IEEE-754 floating-point unit and a 5-stage pipeline, enabling efficient execution of complex motor control algorithms. The R5F562TADDFH#H3 achieves this performance with zero-wait-state access to its 256 KB on-chip flash memory.
Does the R5F562TADDFH#H3 include a CAN interface?
No, the R5F562TADDFH#H3 does not include a CAN interface. Its part number suffix "D" explicitly denotes "5-V version, CAN not supported", as confirmed in Table 1.3 and Figure 1.1 of the official datasheet R01DS0096EJ0200. This distinguishes it from "A"-suffix variants like R5F562TAADFH#V3, which integrate a CAN module compliant with ISO 11898-1.
What analog capabilities does the R5F562TADDFH#H3 provide for motor current sensing?
The R5F562TADDFH#H3 provides two independent 12-bit S12ADA units (4 channels each) and one 10-bit ADA unit (12 channels), supporting simultaneous 7-channel sampling. Each 12-bit unit includes a shared and per-channel sample-and-hold circuit, an 11-step programmable gain amplifier (2.0× to 13.333×), and a window comparator-enabling precise, noise-immune current sensing with hardware-triggered fault response. The R5F562TADDFH#H3 uses these features to implement real-time overcurrent protection without CPU intervention.
Which package and pin count does the R5F562TADDFH#H3 use?
The R5F562TADDFH#H3 uses the PLQP0112JA-A package: a 112-pin LQFP with 20 mm × 20 mm body size and 0.65 mm pin pitch. It provides 61 general-purpose I/O pins and 21 input-only pins, including dedicated MTU3 PWM output pins (e.g., MTU3_0A–MTU3_0D) and POE trigger inputs (POE0, POE4, POE8, POE10, POE11). This package is specified in Table 1.3 and Page 6 of the R01DS0096EJ0200 datasheet.
How does the R5F562TADDFH#H3 support IEC 60730 functional safety compliance?
The R5F562TADDFH#H3 supports IEC 60730 Class B compliance through integrated hardware safety mechanisms: an independent watchdog timer (IWDT) with dedicated LOCO clock, CRC calculator for memory and data transfer integrity checking, self-diagnostic ADC functionality, power-on reset (POR), and low-voltage detection (LVD). These features enable systematic fault detection and recovery without external components-critical for motor control and industrial equipment certification. The R5F562TADDFH#H3 implements all required safety monitors directly in silicon.
R5F562TADDFH#H3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX62T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 61
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F562TADDFH#H3 FAQ
1.How can I place an order for R5F562TADDFH#H3 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F562TADDFH#H3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F562TADDFH#H3 reliable?
The price and inventory of R5F562TADDFH#H3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F562TADDFH#H3 is usually 5 days.
3.What payment methods are accepted for R5F562TADDFH#H3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F562TADDFH#H3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F562TADDFH#H3?
R5F562TADDFH#H3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F562TADDFH#H3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F562TADDFH#H3?
For technical support, including R5F562TADDFH#H3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F562TADDFH#H3 requirements.
6.How does Aetrix verify that R5F562TADDFH#H3 is sourced from the original manufacturer or authorized distributors?
All R5F562TADDFH#H3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F562TADDFH#H3 meets industry standards.
7.What is the process for return or replacement of R5F562TADDFH#H3?
All R5F562TADDFH#H3 units undergo pre-shipment inspection (PSI). If there is an issue with R5F562TADDFH#H3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F562TADDFH#H3 part is unused and in its original packaging.
Return procedure for R5F562TADDFH#H3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F562TADDFH#H3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

