My Inquiry
My Account
Renesas R5F5631ADDFB#V0
- Part No.:
- R5F5631ADDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5631ADDFB#V0.pdf
- Description:
- IC MCU 32BIT 768KB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,491
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631ADDFB#V0 from Renesas is a 100 MHz 32-bit RXv1 CPU-based microcontroller in the RX631 Group, featuring 768 KB on-chip flash memory, 128 KB SRAM, 32 KB data flash, and integrated 12-bit/10-bit A/D converters, 10-bit D/A converters, RTC, USB 2.0 function controller, CAN, I²C, SCI, and SPI interfaces - designed for industrial control and embedded HMI applications requiring deterministic real-time performance and functional safety support.
For engineers reviewing the R5F5631ADDFB#V0 datasheet, R5F5631ADDFB#V0 pinout, R5F5631ADDFB#V0 application, or R5F5631ADDFB#V0 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-A (144-pin LQFP), confirmed peripheral channel counts per package, Ethernet exclusion status, and two validated alternative parts with documented technical and application differences.
Technical Context
The R5F5631ADDFB#V0 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - delivering 165 DMIPS at 100 MHz. It supports little-endian data and instruction ordering, with MPU-enforced memory protection and JTAG/FINE debugging interfaces.
Its clock system integrates PLL, 125-kHz LOCO, and 50-MHz HOCO oscillators, enabling independent frequency division for ICLK (up to 100 MHz), PCLK (up to 50 MHz), FCLK (up to 50 MHz), and BCLK (up to 50 MHz). The device excludes Ethernet MAC and EDMAC modules - distinguishing it from RX63N variants and confirming its RX631 Group identity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling deterministic real-time execution |
| Flash Memory | 768 KB main flash, zero-wait-state access at 100 MHz for deterministic code execution |
| SRAM | 128 KB on-chip SRAM, no-wait access for both instructions and operands |
| Data Flash | 32 KB reprogrammable E² data flash, rated for 100,000 erase/write cycles |
| A/D Converter | 21-channel 12-bit + 8-channel 10-bit SAR ADC with sample-and-hold and trigger-based conversion start |
| D/A Converter | 2-channel 10-bit voltage-output DAC, supporting analog feedback and waveform generation |
| Operating Temperature | –40°C to +85°C (D version), qualified for industrial ambient environments |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, RoHS-compliant, with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core and I/O supply pins (2.7–3.6 V); 12 dedicated VCC/VSS pairs ensure stable power delivery across 111 GPIOs |
| P00–P15, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P90–P97, PA0–PA7, PB0–PB7, PC0–PC7, PD0–PD7, PE0–PE7, PF0–PF7, PG0–PG7, PH0–PH7, PJ0–PJ7, PK0–PK7, PL0–PL7, PM0–PM7, PN0–PN7 | General-purpose I/O ports | 111 programmable GPIOs with 5-V tolerant inputs, open-drain capability, and pull-up resistors - configurable for peripheral functions including SCI, I²C, CAN, and timer capture/compare |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system timing; internal PLL enables 100 MHz ICLK derivation |
| RTC_VCC / RTC_VSS | Real-time clock backup supply | Enables battery-backed RTC operation down to 2.3 V, preserving timekeeping during main power loss |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed interface | Integrated USB function controller (no host/OTG) with 12 Mbps transfer; VBUS sensing enables bus-powered mode detection |
| TXD0 / RXD0, TXD1 / RXD1, etc. | SCI serial communication lines | Up to 13 SCI channels (configured as asynchronous, clock-synchronous, smart-card, or simplified SPI/I²C modes) |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware accelerator enabling real-time math-intensive tasks without software emulation overhead |
| Memory Protection Unit (MPU) | Configurable region-based access control for flash, SRAM, and peripherals - essential for IEC 60730 Class B compliance |
| Low-power operation | 500 µA/MHz active current draw; four low-power modes (Sleep, All-module stop, Software standby, Deep software standby) for energy-sensitive designs |
| Functional safety support | Built-in oscillation-stop detection, CRC calculator (X⁸+X²+X+1, X¹⁶+X¹⁵+X²+1, X¹⁶+X¹²+X⁵+1), IWDT, and A/D self-diagnostic - aligned with IEC 60730 requirements |
| Secure data handling | On-chip Data Encryption Unit (DEU) supporting AES-128/192/256 in ECB/CBC modes for firmware integrity and secure communications |
| Flexible clock management | Independent clock domains (ICLK, PCLK, FCLK, BCLK) with programmable dividers - enabling optimized power/performance trade-offs per subsystem |
Applications
| Industrial PLC I/O Module | Building Automation Controller |
|---|---|
Use Scenario: Standalone distributed I/O node collecting analog sensor data (temperature, pressure), executing local logic, and communicating via CAN or RS-485. IC Role / Device Role / Timing Role: Primary MCU managing 21-channel 12-bit A/D acquisition, 2-channel 10-bit D/A output, real-time task scheduling, and CAN message framing. Use Value: Integrated high-resolution ADC/DAC, deterministic 100 MHz RX core, and CAN module eliminate external signal conditioning ICs and reduce BOM count by ≥3 components. |
Use Scenario: HVAC zone controller interfacing with thermostats, dampers, and CO₂ sensors while reporting status over I²C to a central gateway. IC Role / Device Role / Timing Role: Real-time sensor fusion hub with RTC timestamping, temperature compensation via on-die sensor, and multi-protocol peripheral support (I²C, SCI, PWM). Use Value: On-chip temperature sensor (±1°C accuracy) and 12-bit ADC enable closed-loop thermal calibration without external references, improving long-term stability. |
| Medical Infusion Pump Controller | Smart Energy Meter Interface |
Use Scenario: Safety-critical dosing controller requiring motor control, flow sensing, alarm generation, and USB-based configuration/logging. IC Role / Device Role / Timing Role: Functional safety MCU executing IEC 60730-compliant diagnostics (CRC, IWDT, A/D self-test), driving stepper motors via MTU2 PWM, and logging events to data flash. Use Value: 100,000-cycle data flash endurance and built-in CRC calculator allow reliable event logging and firmware update verification without external EEPROM. |
Use Scenario: Electricity meter front-end processing pulse inputs from kWh meters, calculating consumption, and transmitting via RS-485 or optical port. IC Role / Device Role / Timing Role: High-accuracy measurement engine using TPU input capture for precise pulse-width timing and MTU2 for phase-counting in polyphase systems. Use Value: 16-bit MTU2 and TPU modules provide sub-microsecond timing resolution for pulse counting - meeting ANSI C12.20 Class 0.5 accuracy requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5631EDDFB#V0 | Same RX631 Group, identical 144-pin LQFP package, but with 2 MB flash and 256 KB SRAM - no change in peripheral set or clock specs | Targeted at applications requiring larger firmware footprint or extended data buffering (e.g., OTA update staging, complex UI rendering) | Select when firmware size exceeds 768 KB or runtime data buffers require >128 KB SRAM; same pinout and driver compatibility |
| R5F5630ADDFB#V0 | RX630 Group part in same PLQP0144KA-A package; lacks FPU, DEU, and some peripheral channels (e.g., only 12-bit ADC with 16 channels, no USB) | Suitable for cost-sensitive, non-safety-critical applications where floating-point math and encryption are unnecessary | Choose for basic control tasks without safety certification or cryptographic needs; lower BOM cost but reduced feature headroom |
Compared with R5F5631ADDFB#V0, R5F5631EDDFB#V0 offers scalable memory without architectural changes, while R5F5630ADDFB#V0 trades FPU, DEU, and peripheral depth for cost reduction - making the R5F5631ADDFB#V0 optimal for balanced industrial control with functional safety and connectivity.
Availability
R5F5631ADDFB#V0 is available at Aetrix Electronics and suitable for industrial PLC I/O modules, building automation controllers, medical infusion pump controllers, and smart energy meter interfaces requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5631ADDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group was designed for cost-optimized industrial control applications requiring real-time determinism, functional safety features (IEC 60730), and rich peripheral integration - without Ethernet overhead.
FAQ
What is the maximum operating frequency of the R5F5631ADDFB#V0?
The R5F5631ADDFB#V0 operates at a maximum system clock frequency of 100 MHz. This is achieved using the on-chip PLL driven by an external 4–16 MHz crystal oscillator (XTAL/EXTAL), with zero-wait-state access to both 768 KB flash and 128 KB SRAM - ensuring deterministic real-time performance critical for industrial control loops.
Does the R5F5631ADDFB#V0 include an Ethernet MAC controller?
No, the R5F5631ADDFB#V0 does not include an Ethernet MAC controller or associated EDMAC. It belongs to the RX631 Group, which explicitly excludes Ethernet functionality - unlike the RX63N Group. This distinction is confirmed in Table 1.2 of the R01DS0098EJ0180 datasheet, where Ethernet controller availability is marked "Not available" for all RX631 packages including PLQP0144KA-A.
What package type and pin count does the R5F5631ADDFB#V0 use?
The R5F5631ADDFB#V0 uses the PLQP0144KA-A package: a 144-pin LQFP with 20 × 20 mm body size and 0.5 mm pitch. This package provides 111 general-purpose I/O pins, 18 of which are 5-V tolerant, and supports all on-chip peripherals except Ethernet - matching the RX631 Group's feature set for mid-range industrial MCUs.
How much flash and RAM memory does the R5F5631ADDFB#V0 integrate?
The R5F5631ADDFB#V0 integrates 768 KB of on-chip main flash memory and 128 KB of SRAM, both accessible at full 100 MHz speed with zero wait states. It also includes 32 KB of reprogrammable data flash memory rated for 100,000 erase/write cycles - sufficient for parameter storage, firmware updates, and event logging in industrial applications.
Is the R5F5631ADDFB#V0 supported for IEC 60730 functional safety compliance?
Yes, the R5F5631ADDFB#V0 includes multiple hardware features required for IEC 60730 Class B compliance: oscillation-stop detection, hardware CRC calculator (with three polynomials), independent watchdog timer (IWDT), self-diagnostic capability for the 10-bit A/D converter, and memory protection unit (MPU). These are documented in the R01DS0098EJ0180 datasheet Sections 1.1 and 1.2.
R5F5631ADDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631ADDFB#V0 FAQ
1.How can I place an order for R5F5631ADDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631ADDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631ADDFB#V0 reliable?
The price and inventory of R5F5631ADDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631ADDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631ADDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631ADDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631ADDFB#V0?
R5F5631ADDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631ADDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631ADDFB#V0?
For technical support, including R5F5631ADDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631ADDFB#V0 requirements.
6.How does Aetrix verify that R5F5631ADDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631ADDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631ADDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631ADDFB#V0?
All R5F5631ADDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631ADDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631ADDFB#V0 part is unused and in its original packaging.
Return procedure for R5F5631ADDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631ADDFB#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
