My Inquiry
My Account
Renesas R5F5631ADDFC#V0
- Part No.:
- R5F5631ADDFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F5631ADDFC#V0.pdf
- Description:
- IC MCU 32BIT 768KB FLSH 176LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:379
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631ADDFC#V0 from Renesas is a 100 MHz 32-bit RXv1 CPU-based microcontroller in the RX631 Group, featuring 768 KB on-chip flash memory, 128 KB SRAM, 32 KB data flash, IEEE-754 single-precision FPU, and integrated 12-bit/10-bit A/D converters - designed for industrial control and networked embedded systems without Ethernet MAC.
For engineers reviewing the R5F5631ADDFC#V0 datasheet, R5F5631ADDFC#V0 pinout, R5F5631ADDFC#V0 application, or R5F5631ADDFC#V0 equivalent, this part supports full-speed USB 2.0 host/function/OTG, CAN (ISO 11898-1), up to 13 SCI channels, I²C (1 Mbps), RSPI, RTC with battery backup, and IEC60730 safety functions - critical for deterministic real-time control and functional safety certification.
Technical Context
The R5F5631ADDFC#V0 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates a memory protection unit (MPU), JTAG/FINE debug interfaces, and supports little-endian or big-endian data arrangement.
Its peripheral set excludes Ethernet MAC and EDMAC (distinguishing it from RX63N), but includes USB 2.0 host/function/OTG controller, three CAN modules (32 mailboxes each), 13 SCI channels with flexible modes (asynchronous, SPI/I²C emulation), and dual A/D converters (21×12-bit + 8×10-bit) with sample-and-hold and trigger synchronization from MTU/TPU timers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz, IEEE-754 FPU, MPU support |
| Flash Memory | 768 KB main flash, 100 MHz zero-wait operation, on-board programming support |
| RAM & Data Flash | 128 KB SRAM (no-wait), 32 KB reprogrammable data flash (100,000 erase/write cycles) |
| A/D Converters | 21-channel 12-bit S12AD (1.0 µs conversion @ 50 MHz PCLK) + 8-channel 10-bit AD (with self-diagnostic) |
| Communication Peripherals | USB 2.0 host/function/OTG (full-speed), 3× CAN (ISO 11898-1), 13× SCI, 4× I²C (1 Mbps), 3× RSPI, no Ethernet MAC |
| Timers & Clocking | MTU2 (6 ch), TPU (12 ch), 4× TMR, 4× CMT, RTC with alarm/carry interrupts, subclock oscillator, PLL, LOCO/HOCO oscillators |
| Package & Environment | LQFP-176 (PLQP0176KB-A, 24×24 mm, 0.5 mm pitch), operating range −40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 mm × 24 mm, 0.5 mm pitch, exposed pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (VCC, AVCC0, VREFH); separate analog/digital ground pins ensure noise isolation for ADC/DAC |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables precise system clock generation and PLL multiplication |
| RTC_VCC / RTC_VSS | Real-time clock backup power | Enables battery-backed RTC operation down to 2.3 V (VBATT = 2.3–3.6 V), preserving time/calendar during main power loss |
| USB_DP / USB_DM | Full-speed USB differential pair | Direct connection to USB 2.0 transceiver; supports host, function, and OTG roles without external PHY |
| TXDn / RXDn (SCI) | Asynchronous serial transmit/receive | Up to 13 independent SCI channels; configurable baud rate, LSB/MSB-first, and smart-card mode for legacy protocols |
| TXDn / RXDn (CAN) | CAN bus differential signaling | Three independent CAN controllers (CAN0–CAN2), each with 32 mailboxes, supporting standard/extended frames per ISO 11898-1 |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Oscillation-stop detection, CRC calculator (X8/X16 polynomials), IWDT, A/D self-diagnostic, register write protection - enables Class B compliance |
| Flexible Clock Architecture | Independent clock domains (ICLK/PCLK/FCLK/BCLK) with programmable division/multiplication; supports dynamic frequency scaling and low-power mode transitions |
| High-Resolution Timing | MTU2 (6 ch) and TPU (12 ch) provide PWM, input capture, phase counting, and A/D trigger generation with digital filtering and cascade capability |
| Secure On-Chip Data Handling | Data Encryption Unit (DEU) supports AES-128/192/256 in ECB/CBC modes - enables firmware encryption and secure boot key storage |
| Robust I/O Configuration | 133 general-purpose I/O pins (176-pin package), 5-V tolerant on 18 pins, open-drain, pull-up resistors, and port output enable for safe waveform output control |
Applications
| Industrial PLC Controller | Smart Energy Meter |
|---|---|
|
Use Scenario: Real-time logic execution, analog sensor acquisition (voltage/current), and CAN/RS485 fieldbus communication in DIN-rail mounted controllers. IC Role / Device Role / Timing Role: Main application MCU executing ladder logic, managing 21-channel 12-bit ADC sampling at ≤1 µs/channel, and synchronizing CAN message transmission with MTU2-triggered timestamps. Use Value: Integrated MPU, CRC, and IWDT meet IEC61131-3 and IEC61508 SIL2 requirements; 768 KB flash accommodates dual-bank firmware updates. |
Use Scenario: High-accuracy energy measurement with metrology-grade analog front-end, tamper detection, and HAN (Home Area Network) communication via USB or SCI. IC Role / Device Role / Timing Role: System-on-chip managing 12-bit ADC inputs from current transformers, temperature compensation via on-die sensor (±1°C), and secure firmware updates over USB. Use Value: On-chip DEU enables AES-128 encrypted firmware signing; RTC with battery backup maintains billing timestamp integrity during mains failure. |
| Building Automation Gateway | Medical Diagnostic Interface |
|
Use Scenario: Protocol translation between BACnet MS/TP (RS485), KNX, and Ethernet backhaul - requiring multiple UARTs, CAN, and USB host for configuration dongles. IC Role / Device Role / Timing Role: Central protocol bridge MCU running RTOS, using 13 SCI channels for concurrent fieldbus management and USB host for PC-based commissioning tools. Use Value: No Ethernet MAC reduces BOM cost vs. RX63N; 176-pin LQFP provides sufficient I/O for isolated RS485/CAN transceivers and status LEDs. |
Use Scenario: Portable diagnostic device acquiring ECG/SpO₂ signals, performing real-time FFT analysis, and exporting reports via USB mass storage. IC Role / Device Role / Timing Role: Signal processing MCU executing floating-point FFT on 128-sample windows using RXv1 FPU, with DMA-driven ADC capture and USB bulk transfer. Use Value: 165 DMIPS + FPU enables real-time waveform analysis; 128 KB SRAM buffers raw sensor data while maintaining USB enumeration timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NADDFC#V0 | RX63N variant: adds Ethernet MAC + EDMAC, same 768 KB flash/128 KB RAM, identical LQFP-176 package | Required where IEEE 802.3 10/100 Mbps connectivity is mandatory (e.g., industrial Ethernet I/O modules) | Select only if Ethernet PHY interface and MII/RMII routing are implemented; otherwise R5F5631ADDFC#V0 reduces layout complexity and cost |
| R5F562TADDFP#V0 | RX62T Group: 100 MHz RXv1 core, 512 KB flash, 64 KB RAM, no USB OTG or CAN, optimized for motor control (3× MTU3, encoder interfaces) | Suited for servo drives and inverters needing high-resolution PWM and position feedback - not for communication-centric designs | Choose when motor control peripherals outweigh communication needs; R5F5631ADDFC#V0 retains broader peripheral flexibility for mixed-signal gateway use |
Compared with R5F563NADDFC#V0, the R5F5631ADDFC#V0 removes Ethernet hardware to lower power and cost while retaining identical USB/CAN/SCI capabilities; versus R5F562TADDFP#V0, it offers superior communications breadth and larger memory - making it optimal for protocol-aggregation edge nodes.
Availability
R5F5631ADDFC#V0 is available at Aetrix Electronics and suitable for industrial automation, smart metering, and building management systems requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability validation.
Supply support for R5F5631ADDFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX631 Group targets cost-sensitive, high-integration embedded applications requiring real-time performance, functional safety features, and rich connectivity - without the Ethernet overhead of the RX63N family.
FAQ
What is the maximum operating frequency and core architecture of the R5F5631ADDFC#V0?
The R5F5631ADDFC#V0 operates at a maximum frequency of 100 MHz and uses the 32-bit RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions. It delivers 165 DMIPS and includes a single-precision IEEE-754 floating-point unit, memory protection unit (MPU), and JTAG/FINE debug interfaces - all confirmed in Renesas document R01DS0098EJ0180.
Does the R5F5631ADDFC#V0 include an Ethernet MAC controller?
No, the R5F5631ADDFC#V0 belongs to the RX631 Group and explicitly excludes the Ethernet MAC and EDMAC peripherals present in the RX63N Group. This distinction is documented in Table 1.2 of R01DS0098EJ0180, which confirms Ethernet functionality is unavailable across all RX631 variants including R5F5631ADDFC#V0.
What are the flash and RAM capacities of the R5F5631ADDFC#V0?
The R5F5631ADDFC#V0 integrates 768 KB of on-chip main flash memory and 128 KB of SRAM, both operating at 100 MHz with zero wait states. It also includes 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles - specifications verified in Table 1.3 (List of Products) of R01DS0098EJ0180.
Which communication interfaces are supported by the R5F5631ADDFC#V0?
The R5F5631ADDFC#V0 supports USB 2.0 host/function/OTG (full-speed), three CAN modules (ISO 11898-1 compliant, 32 mailboxes each), up to 13 SCI channels (with asynchronous, SPI/I²C emulation, and LIN modes), four I²C interfaces (1 Mbps max), and three RSPI channels - all detailed in Table 1.1 and Table 1.2 of R01DS0098EJ0180.
What safety and security features does the R5F5631ADDFC#V0 provide?
The R5F5631ADDFC#V0 includes IEC60730-compliant features such as oscillation-stop detection, CRC calculator (X8/X16 polynomials), independent watchdog timer (IWDT), A/D converter self-diagnostic, and register write protection. It also integrates a Data Encryption Unit (DEU) supporting AES-128/192/256 in ECB/CBC modes - all specified in Sections 1.1 and 1.2 of R01DS0098EJ0180.
R5F5631ADDFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631ADDFC#V0 FAQ
1.How can I place an order for R5F5631ADDFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631ADDFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631ADDFC#V0 reliable?
The price and inventory of R5F5631ADDFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631ADDFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631ADDFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631ADDFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631ADDFC#V0?
R5F5631ADDFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631ADDFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631ADDFC#V0?
For technical support, including R5F5631ADDFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631ADDFC#V0 requirements.
6.How does Aetrix verify that R5F5631ADDFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631ADDFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631ADDFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631ADDFC#V0?
All R5F5631ADDFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631ADDFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631ADDFC#V0 part is unused and in its original packaging.
Return procedure for R5F5631ADDFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631ADDFC#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
