Renesas R5F5631ADDLC#U0
- Part No.:
- R5F5631ADDLC#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 177-TFLGA
- Datasheet:
-
R5F5631ADDLC#U0.pdf
- Description:
- IC MCU 32BIT 768KB FLSH 177TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,741
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631ADDLC#U0 from Renesas is a 100 MHz 32-bit RX CPU-based microcontroller in the RX631 Group, featuring 768 KB on-chip flash memory, 128 KB SRAM, 32 KB data flash, and integrated 12-bit/10-bit A/D converters, 10-bit D/A converters, RTC, and CAN interface - designed for industrial control and embedded networking applications without Ethernet.
For engineers reviewing the R5F5631ADDLC#U0 datasheet, R5F5631ADDLC#U0 pinout, R5F5631ADDLC#U0 application, or R5F5631ADDLC#U0 equivalent, this MCU delivers deterministic real-time performance with IEEE-754 FPU, memory protection unit (MPU), JTAG/FINE debug support, and IEC60730 safety features - critical for motor control, HMI, and programmable logic controller designs.
Technical Context
The R5F5631ADDLC#U0 implements the RXv1 CPU core with 5-stage CISC Harvard pipeline, supporting 165 DMIPS at 100 MHz and single-cycle 32×32-bit multiply. It integrates a memory protection unit (MPU), dual-clock domain (ICLK up to 100 MHz, PCLK up to 50 MHz), and low-power modes including deep software standby with SRAM retention.
Its peripheral set includes three CAN modules (ISO 11898-1 compliant, 32 mailboxes each), up to 13 SCI channels (with UART, SPI, I²C, LIN, smart-card modes), four I²C interfaces (1 Mbps max), three RSPI ports, and a parallel data capture unit (PDC) - all mapped to 111 GPIO pins on the 144-pin LQFP package with 5-V tolerant inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz - enables high-efficiency deterministic code execution for real-time control loops. |
| Max Operating Frequency | 100 MHz system clock (ICLK) - supports tight timing budgets in servo drives and PLC scan cycles. |
| Flash Memory | 768 KB on-chip main flash, zero-wait-state operation at 100 MHz - allows fast interrupt response and in-field firmware updates without performance penalty. |
| SRAM | 128 KB on-chip SRAM, no-wait access - sufficient for real-time task stacks, communication buffers, and control algorithm variables. |
| A/D Converter | 21-channel 12-bit S12AD + 8-channel 10-bit AD - supports simultaneous sampling of motor phase currents, temperature, and analog sensor inputs. |
| D/A Converter | 2-channel 10-bit DA - provides analog output for reference voltage generation or actuator control signals. |
| Operating Voltage | 2.7–3.6 V supply (VCC/AVCC0/VREFH), 2.3–3.6 V battery backup (VBATT) - ensures robust operation across industrial power rails and brown-out conditions. |
| Temperature Range | −40°C to +85°C (D version) - qualified for deployment in factory automation, HVAC, and outdoor embedded systems. |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, RoHS-compliant, surface-mount. Thermal pad exposed on underside for enhanced heat dissipation in continuous operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / VREFH | Core & analog power supply | Single 2.7–3.6 V rail powers CPU, peripherals, and ADC reference - simplifies power design with minimal external regulation. |
| VBATT | Battery backup supply | Enables RTC and SRAM retention during main power loss - supports time-stamped event logging and state preservation. |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystals for precise system timing - required for USB and CAN bit-rate accuracy. |
| RESET# | Active-low reset input | Asynchronous hardware reset with internal pull-up - ensures reliable initialization after power-up or fault recovery. |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-triggered pins for fast response to encoder pulses, limit switches, or safety interlocks. |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | Full-duplex UART for debugging, configuration, or host communication - compatible with standard RS-232 level shifters. |
| TXD1 / RXD1 | SCI1 asynchronous serial interface | Independent UART channel for secondary communication path - enables dual-interface diagnostics or fieldbus bridging. |
| MD0–MD7 | Mode selection inputs | Configure boot mode (ROM/flash), debug interface (JTAG/FINE), and oscillator source at power-on - defines startup behavior. |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision 32-bit hardware FPU - accelerates trigonometric, exponential, and PID calculations without software emulation overhead. |
| Memory Protection Unit (MPU) | Configurable region-based access control for flash, SRAM, and peripherals - enforces task isolation and prevents accidental overwrites in multitasking RTOS environments. |
| IEC60730 Safety Support | Integrated oscillation-stop detection, CRC calculator, IWDT, and A/D self-diagnostic - reduces external safety components for Class B appliance certification. |
| Programmable Pulse Generator (PPG) | 32-channel pulse output triggered by MTU2/TPU timers - generates precise PWM waveforms for gate drivers in motor inverters or LED dimming. |
| USB 2.0 Full-Speed Host/Function | On-chip USB transceiver + 2 KB buffer RAM - enables direct connection to HID devices, flash drives, or PC host without external PHY. |
| Real-Time Clock (RTC) | Calendar/clock with alarm, periodic interrupt, and time-capture on external event - supports timestamping of sensor events or maintenance scheduling. |
Applications
| Industrial Motor Control | Building Automation HMI |
|---|---|
Use Scenario: Closed-loop control of 3-phase BLDC/PMSM motors using space-vector PWM and current sensing. IC Role / Device Role / Timing Role: Real-time computation engine executing FOC algorithms, generating synchronized PWM outputs, and sampling ADCs at 1 μs resolution. Use Value: 100 MHz CPU + 12-bit ADC + PPG enables <10 μs control loop latency and <1% torque ripple in variable-speed drives. |
Use Scenario: Touch-enabled wall-mounted thermostat with local display, sensor fusion, and BACnet/IP gateway functionality. IC Role / Device Role / Timing Role: Central application processor managing UI rendering, environmental sensing (temp/humidity), and protocol translation between Modbus RTU and Ethernet. Use Value: Integrated CAN + SCI + USB + RTC allows single-chip implementation of multi-protocol edge node without external bridge ICs. |
| Programmable Logic Controller (PLC) | Smart Energy Metering |
Use Scenario: DIN-rail mounted PLC with discrete I/O expansion, ladder logic execution, and Modbus TCP connectivity. IC Role / Device Role / Timing Role: Deterministic real-time controller running IEC 61131-3 runtime, scanning inputs/outputs, and servicing EtherNet/IP stack. Use Value: MPU + 128 KB SRAM + 768 KB flash supports secure task partitioning and firmware update rollback in certified industrial controllers. |
Use Scenario: Revenue-grade electricity meter with harmonic analysis, tamper detection, and DLMS/COSEM over PLC or RF mesh. IC Role / Device Role / Timing Role: Measurement co-processor interfacing with metrology ADCs, performing RMS, THD, and energy accumulation in background. Use Value: Dual A/D converters (12-bit + 10-bit) and CRC engine enable simultaneous voltage/current sampling and cryptographic signature of measurement logs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NADDLC#U0 | RX63N variant with identical flash/SRAM but adds Ethernet MAC (ETHERC) and EDMAC - requires additional PHY and magnetics. | Suitable for networked PLCs or gateways requiring native 10/100 Mbps Ethernet connectivity. | Select when Ethernet is mandatory; otherwise R5F5631ADDLC#U0 reduces BOM cost and layout complexity. |
| R5F566TEBDFP | RX66T Group part: 160 MHz CPU, 512 KB flash, 128 KB SRAM, enhanced timer units (GPT), no CAN - optimized for motor control. | Targeted at high-performance servo drives needing >100 kSPS ADC sampling and advanced PWM synchronization. | Choose for next-gen motor control where higher clock speed and GPT precision outweigh CAN requirement. |
Compared with R5F563NADDLC#U0, the R5F5631ADDLC#U0 omits Ethernet hardware to reduce cost and power while retaining full CAN, USB, and safety features - making it optimal for cost-sensitive industrial nodes. Against R5F566TEBDFP, it trades raw speed for broader peripheral coverage and legacy protocol support.
Availability
R5F5631ADDLC#U0 is available at Aetrix Electronics and suitable for industrial motor control, building automation HMI, and programmable logic controller applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5631ADDLC#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX631 Group is engineered for cost-optimized industrial control applications - delivering real-time determinism, functional safety compliance (IEC60730), and rich connectivity (CAN, USB, SCI) without Ethernet overhead.
FAQ
What is the maximum operating frequency of the R5F5631ADDLC#U0?
The R5F5631ADDLC#U0 operates at a maximum system clock frequency of 100 MHz, enabling 165 DMIPS performance. This frequency is sustained across its full −40°C to +85°C operating range with 2.7–3.6 V supply, and all on-chip memories (flash, SRAM, data flash) operate at zero wait states at this speed. The R5F5631ADDLC#U0 achieves this via an on-chip PLL that multiplies the external crystal or internal oscillator signal to generate the required ICLK.
Does the R5F5631ADDLC#U0 include an Ethernet controller?
No, the R5F5631ADDLC#U0 belongs to the RX631 Group, which explicitly excludes the Ethernet MAC (ETHERC) and associated EDMAC found in the RX63N Group. This distinction is confirmed in Renesas documentation: "RX63N Group products incorporate an Ethernet controller while RX631 Group products do not." The R5F5631ADDLC#U0 retains CAN, USB 2.0, SCI, I²C, and RSPI for industrial networking - making it ideal for applications where CAN bus suffices and Ethernet adds unnecessary cost and complexity.
What package type and pin count does the R5F5631ADDLC#U0 use?
The R5F5631ADDLC#U0 is supplied in the PLQP0144KA-A package: a 144-pin LQFP measuring 20 × 20 mm with 0.5 mm pitch. This package provides 111 general-purpose I/O pins, including 18 with 5-V tolerance, and supports full peripheral mapping for CAN, USB, multiple SCI channels, and analog interfaces. Its exposed thermal pad enhances thermal performance in continuous industrial operation.
How much on-chip memory does the R5F5631ADDLC#U0 have?
The R5F5631ADDLC#U0 integrates 768 KB of on-chip main flash memory, 128 KB of SRAM, and 32 KB of reprogrammable data flash (rated for 100,000 erase/write cycles). Flash and SRAM both operate at zero wait states up to 100 MHz, ensuring deterministic execution and low-latency data access. The data flash supports background programming/erasing (BGO), allowing firmware updates without halting application code.
Is the R5F5631ADDLC#U0 qualified for industrial temperature operation?
Yes, the R5F5631ADDLC#U0 is rated for industrial temperature operation from −40°C to +85°C (D version), as specified in Renesas' official documentation. This qualification covers all electrical characteristics, timing parameters, and peripheral functionality across the full range. The device also supports battery-backed RTC operation down to 2.3 V, enabling reliable timekeeping in wide-voltage industrial power environments.
R5F5631ADDLC#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 177-TFLGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631ADDLC#U0 FAQ
1.How can I place an order for R5F5631ADDLC#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631ADDLC#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631ADDLC#U0 reliable?
The price and inventory of R5F5631ADDLC#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631ADDLC#U0 is usually 5 days.
3.What payment methods are accepted for R5F5631ADDLC#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631ADDLC#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631ADDLC#U0?
R5F5631ADDLC#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631ADDLC#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631ADDLC#U0?
For technical support, including R5F5631ADDLC#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631ADDLC#U0 requirements.
6.How does Aetrix verify that R5F5631ADDLC#U0 is sourced from the original manufacturer or authorized distributors?
All R5F5631ADDLC#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631ADDLC#U0 meets industry standards.
7.What is the process for return or replacement of R5F5631ADDLC#U0?
All R5F5631ADDLC#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631ADDLC#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631ADDLC#U0 part is unused and in its original packaging.
Return procedure for R5F5631ADDLC#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631ADDLC#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

