Renesas R5F5631ADDLJ#U0
- Part No.:
- R5F5631ADDLJ#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-TFLGA
- Datasheet:
-
R5F5631ADDLJ#U0.pdf
- Description:
- IC MCU 32BIT 768KB FLSH 100TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,394
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631ADDLJ#U0 from Renesas is a 100 MHz 32-bit RX631 Group microcontroller with integrated FPU, 768 KB flash, 128 KB SRAM, and 32 KB data flash. It features a 12-bit A/D converter (21 channels), 10-bit A/D converter (8 channels), dual 10-bit D/A outputs, Ethernet MAC (not present), USB 2.0 host/function, CAN (2 channels), 13 SCI interfaces, 4 I²C buses, and real-time clock. It targets industrial control systems requiring deterministic timing, secure firmware updates, and multi-protocol connectivity without Ethernet.
For engineers reviewing the R5F5631ADDLJ#U0 datasheet, R5F5631ADDLJ#U0 pinout, R5F5631ADDLJ#U0 application, or R5F5631ADDLJ#U0 equivalent, this MCU delivers verified 165 DMIPS performance, IEEE-754 single-precision floating-point support, AES-128/192/256 encryption via DEU, IEC60730 safety functions, and -40°C to +85°C operation in a 100-pin TFLGA package.
Technical Context
The R5F5631ADDLJ#U0 implements the RXv1 CPU core with 5-stage CISC Harvard pipeline, variable-length instructions, and memory protection unit (MPU). It supports little-endian data and instruction layout, with on-chip 32×32→64-bit multiplier and 32÷32→32-bit divider.
Its peripheral set excludes Ethernet controller and SDRAM interface (distinguishing it from RX63N), but retains full USB 2.0 host/function/OTG, dual CAN modules (32 mailboxes total), 13-channel SCI with smart-card and LIN modes, and parallel data capture unit (PDC) for image sensor interfacing - all synchronized to independent PCLK, FCLK, and BCLK domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RXv1 32-bit CISC CPU, 100 MHz max, 165 DMIPS @ 100 MHz |
| Flash Memory | 768 KB on-chip main flash, zero-wait-state access at 100 MHz |
| SRAM | 128 KB on-chip SRAM, zero-wait-state access, supports deep software standby backup |
| A/D Converters | 21 × 12-bit + 8 × 10-bit channels; sample-and-hold; conversion start via timer or external trigger |
| D/A Converters | 2 × 10-bit voltage-output DACs, 0 V to VREFH range |
| Crypto Engine | Data Encryption Unit (DEU) supporting AES-128/192/256 in ECB/CBC modes |
| Operating Temp. | -40°C to +85°C (D version), qualified for industrial environments |
| Supply Voltage | 2.7 V to 3.6 V (VCC/AVCC0/VREFH/VCC_USB); VBATT = 2.3 V to 3.6 V |
Pinout & Package
Package: 100-pin TFLGA (PTLG0100JA-A), 7 mm × 7 mm, 0.65 mm pitch, 0.8 mm height, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, VREFH, VCC_USB | Power supply inputs | Separate analog/digital/USB power domains; all require 2.7–3.6 V; decoupling mandatory per datasheet layout guidelines |
| VBATT | Battery backup supply | Enables RTC and backup registers during main power loss; min. 2.3 V required |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 4–16 MHz external crystal; enables PLL-based 100 MHz system clock |
| RES# | Active-low reset input | Asynchronous hardware reset; internal pull-up; compatible with open-drain reset supervisors |
| MD0, MD1 | Mode selection pins | Configure boot mode (ROM/ROMless), clock source, and debug interface at power-on reset |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-triggered interrupt pins; configurable as level-sensitive with external pull-up/down |
| USB_DP/USB_DM | USB 2.0 differential data lines | Full-speed (12 Mbps) USB transceiver interface; requires 27 Ω series termination and ESD protection |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART interface; supports baud rates up to 15 Mbps (PCLK/16); built-in baud rate generator |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision compliance enables deterministic math for motor control and sensor fusion without software emulation overhead |
| IEC60730 safety support | Integrated oscillation-stop detection, CRC calculator (3 polynomials), self-diagnostic A/D, IWDT, and register write protection meet Class B requirements |
| Multi-protocol communication | 13 SCI channels (including LIN/Smart Card), 4 I²C (1 FM+), 3 SPI, 2 CAN (32 mailboxes), USB 2.0 OTG - eliminates need for external protocol bridges |
| Low-power operation | Four low-power modes (Sleep, All-module Clock Stop, Software Standby, Deep Software Standby); 500 µA/MHz active current reduces thermal load in sealed enclosures |
| Secure firmware execution | DEU AES engine enables encrypted firmware loading and runtime decryption; unique ID (G version only) supports device authentication |
| Real-time clock with battery backup | RTC maintains calendar/time across main power loss using VBATT; time-capture function logs event timestamps with ±1 s accuracy |
Applications
| Industrial PLC I/O Module | Building Automation Controller |
|---|---|
Use Scenario: Compact DIN-rail-mounted I/O module acquiring analog sensor data, driving relays, and communicating via CANopen and Modbus RTU over SCI. IC Role / Device Role / Timing Role: Central processing unit managing real-time I/O scanning, protocol stack execution, and deterministic PWM generation for valve control. Use Value: Integrated 21-channel 12-bit A/D and dual 10-bit D/A eliminate external converters; 13 SCI interfaces enable concurrent fieldbus and HMI communication. |
Use Scenario: HVAC controller monitoring temperature/humidity sensors, controlling dampers and chillers, and reporting status via BACnet/IP over Ethernet - but R5F5631ADDLJ#U0 used where Ethernet is omitted for cost/space constraints. IC Role / Device Role / Timing Role: Main controller executing PID loops, scheduling fan speeds, and managing RS-485 (SCI) and KNX (SCI) field networks. Use Value: On-chip RTC with battery backup ensures accurate scheduling across power outages; AES encryption secures firmware updates against tampering. |
| Medical Diagnostic Handheld | Smart Energy Meter |
Use Scenario: Portable ultrasound or blood glucose analyzer requiring low-noise analog acquisition, secure data storage, and USB-based configuration/download. IC Role / Device Role / Timing Role: Signal processor capturing ADC data, applying digital filtering, encrypting results, and transferring via USB 2.0 full-speed to PC. Use Value: 12-bit A/D with sample-and-hold ensures accurate sensor readings; DEU AES-256 protects patient data; USB OTG allows both host (for SD card) and device (for PC sync) roles. |
Use Scenario: ANSI C12.22-compliant electricity meter performing metrology calculations, storing tariff data, and communicating via optical port (SCI) and RF mesh (CAN). IC Role / Device Role / Timing Role: Metrology co-processor handling pulse counting, RMS calculation, and time-of-use billing with RTC-driven calendar management. Use Value: Temperature sensor (±1°C) compensates for ADC drift; CRC calculator validates firmware and tariff tables; 32 KB reprogrammable data flash stores 10+ years of consumption logs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NADDLJ#U0 | RX63N variant: adds Ethernet MAC, SDRAM controller, and extra CAN channel; same 768 KB flash, 128 KB SRAM, 100-pin TFLGA | Required where IEEE 802.3 10/100 Mbps wired connectivity or external memory expansion is mandatory | Select R5F563NADDLJ#U0 if Ethernet or SDRAM is needed; otherwise R5F5631ADDLJ#U0 offers lower cost and power for CAN/USB-only designs |
| R5F566TEBDFP#30 | RX66T Group: 160 MHz, FPU, 512 KB flash, 64 KB SRAM, 32 KB data flash, 100-pin LQFP; optimized for motor control with 3x MTU3 timers | Targeted at servo drives and inverters needing high-resolution PWM and encoder interface - not general-purpose I/O | Choose R5F566TEBDFP#30 only for high-performance motor control; R5F5631ADDLJ#U0 better suits mixed-signal industrial control with broader peripheral coverage |
Compared with R5F563NADDLJ#U0, the R5F5631ADDLJ#U0 removes Ethernet and SDRAM to reduce BOM cost and power, while retaining identical flash/SRAM, crypto, safety, and communication peripherals - making it optimal for CAN/USB-based embedded controllers where wired networking is unnecessary. Against RX66T alternatives, it trades peak motor-control timing resolution for broader general-purpose I/O and protocol flexibility.
Availability
R5F5631ADDLJ#U0 is available at Aetrix Electronics and suitable for industrial PLC I/O modules, building automation controllers, medical handheld diagnostics, and smart energy meters requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F5631ADDLJ#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group is designed for cost-sensitive industrial and consumer applications requiring robust real-time performance, functional safety compliance (IEC60730), and multi-protocol connectivity - without Ethernet or SDRAM overhead.
FAQ
What is the maximum operating frequency and core architecture of the R5F5631ADDLJ#U0?
The R5F5631ADDLJ#U0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with a 5-stage pipeline, CISC Harvard architecture, and variable-length instructions. It achieves 165 DMIPS performance and includes a single-precision IEEE-754 floating-point unit, 32×32 multiplier, and 32÷32 divider - all confirmed in Renesas document R01DS0098EJ0180.
Does the R5F5631ADDLJ#U0 include an Ethernet controller?
No, the R5F5631ADDLJ#U0 belongs to the RX631 Group and explicitly excludes the Ethernet MAC and associated EDMAC peripheral. This distinguishes it from the RX63N Group (e.g., R5F563NADDLJ#U0), which integrates full IEEE 802.3 10/100 Mbps support. The R5F5631ADDLJ#U0 retains USB 2.0, CAN, SCI, I²C, and SPI for non-Ethernet networked applications.
What are the memory resources available on the R5F5631ADDLJ#U0?
The R5F5631ADDLJ#U0 integrates 768 KB of on-chip flash memory (zero-wait-state at 100 MHz), 128 KB of SRAM (zero-wait-state, supports backup in deep software standby), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. These values are specified in Table 1.3 of R01DS0098EJ0180 for the "R5F5631ADDLJ" part number with D-version temperature grade.
Which communication interfaces does the R5F5631ADDLJ#U0 support?
The R5F5631ADDLJ#U0 supports USB 2.0 full-speed host/function/OTG (1 port each), two CAN 2.0B modules (32 mailboxes total), 13 SCI channels (with LIN, smart-card, and SPI/I²C emulation modes), four I²C buses (one FM+), three SPI interfaces, and one IEBus channel - all documented in Table 1.2 and Section 1.1 of R01DS0098EJ0180.
Is the R5F5631ADDLJ#U0 qualified for industrial temperature operation?
Yes, the R5F5631ADDLJ#U0 is the D-version part, rated for operation from -40°C to +85°C. Its 100-pin TFLGA package (PTLG0100JA-A) and internal circuitry are qualified across this full industrial temperature range, with specifications including supply voltage (2.7–3.6 V), A/D accuracy, and timing parameters validated under these conditions per Renesas documentation.
R5F5631ADDLJ#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-TFLGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631ADDLJ#U0 FAQ
1.How can I place an order for R5F5631ADDLJ#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631ADDLJ#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631ADDLJ#U0 reliable?
The price and inventory of R5F5631ADDLJ#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631ADDLJ#U0 is usually 5 days.
3.What payment methods are accepted for R5F5631ADDLJ#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631ADDLJ#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631ADDLJ#U0?
R5F5631ADDLJ#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631ADDLJ#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631ADDLJ#U0?
For technical support, including R5F5631ADDLJ#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631ADDLJ#U0 requirements.
6.How does Aetrix verify that R5F5631ADDLJ#U0 is sourced from the original manufacturer or authorized distributors?
All R5F5631ADDLJ#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631ADDLJ#U0 meets industry standards.
7.What is the process for return or replacement of R5F5631ADDLJ#U0?
All R5F5631ADDLJ#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631ADDLJ#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631ADDLJ#U0 part is unused and in its original packaging.
Return procedure for R5F5631ADDLJ#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631ADDLJ#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

