Renesas R5F5631ADGFB#V0
- Part No.:
- R5F5631ADGFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5631ADGFB#V0.pdf
- Description:
- 32BIT MCU RX631
- Quantity:
- Payment:

- Shipping:

Inventory:1,206
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631ADGFB#V0 from Renesas is a 100 MHz 32-bit RX631 Group MCU with integrated FPU, 768 KB on-chip flash memory, 128 KB SRAM, and 32 KB data flash. It features a 12-bit A/D converter (21 channels), 10-bit A/D converter (8 channels), dual 10-bit D/A converters, Ethernet MAC (not present in RX631), USB 2.0 host/function, CAN, multiple SCI/I²C/RSPI interfaces, and operates from 2.7–3.6 V at –40 to +85°C. It targets industrial control and networked embedded systems requiring deterministic real-time performance.
For engineers reviewing the R5F5631ADGFB#V0 datasheet, R5F5631ADGFB#V0 pinout, R5F5631ADGFB#V0 application, or R5F5631ADGFB#V0 equivalent, key selection criteria include its RX631 Group identity (no Ethernet controller), LQFP-144 package, 768 KB flash / 128 KB RAM configuration, support for IEC60730 safety compliance functions, and compatibility with Renesas E1/E20 debug interfaces.
Technical Context
The R5F5631ADGFB#V0 implements the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions-delivering 165 DMIPS at 100 MHz. It integrates single-precision IEEE-754 floating-point unit, memory protection unit (MPU), and JTAG/FINE debugging interfaces.
Its peripheral set includes three CAN modules (32 mailboxes each), up to 13 SCI channels (with LIN/Smart Card modes), four I²C interfaces (one FM+), three RSPI channels, and a 16-bit MTU2 timer with PWM and phase-counting capability-configured for deterministic timing-critical applications without Ethernet MAC functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RX 32-bit CISC CPU with 5-stage pipeline and 165 DMIPS @ 100 MHz |
| Max Clock Frequency | 100 MHz system clock (ICLK); enables real-time deterministic execution |
| Flash Memory | 768 KB on-chip main flash, zero-wait-state operation at 100 MHz |
| RAM | 128 KB on-chip SRAM, zero-wait-state access for instruction and data |
| A/D Converters | 21-channel 12-bit S12AD + 8-channel 10-bit AD; 1.0 μs conversion time @ PCLK=50 MHz |
| D/A Converters | 2-channel 10-bit DA; output voltage range 0 V to VREFH |
| Operating Voltage | 2.7–3.6 V (VCC/AVCC0/VREFH/VCC_USB); supports single-supply industrial designs |
| Temperature Range | –40°C to +85°C (D version); qualified for industrial ambient conditions |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, exposed pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, VREFH | Power supply inputs | Separate analog/digital power domains; VREFH sets full-scale A/D and D/A reference |
| XTAL, EXTAL | Main crystal oscillator terminals | Supports 4–16 MHz external crystal for precise system clock generation |
| RESET | Active-low reset input | Asynchronous hardware reset; compatible with standard push-button or supervisor ICs |
| MD0, MD1 | Mode select pins | Configure boot mode (single-chip, ROM-enabled/disabled expansion) at power-on |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-sensitive interrupt request lines for fast event response |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O ports | 111 total I/O pins; 5-V tolerant on 18 pins; configurable pull-up/open-drain |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT, frequency measurement |
| Low-Power Operation | Four low-power modes (Sleep, All-module stop, Software standby, Deep software standby) |
| Real-Time Clock (RTC) | Calendar/clock with alarm, periodic, and carry interrupts; battery-backed operation |
| USB 2.0 Host/Function | Full-speed (12 Mbps) interface with OTG capability and 2 KB on-chip buffer |
| CAN Interface | Three ISO 11898-1-compliant modules, each with 32 mailboxes for robust automotive/industrial networking |
| Data Encryption Unit (DEU) | AES-128/192/256 encryption/decryption in ECB/CBC modes for secure firmware updates |
Applications
| Industrial PLC Controller | Building Automation Gateway |
|---|---|
Use Scenario: Central logic unit in DIN-rail mounted programmable logic controllers managing I/O expansion, motion control, and HMI communication. IC Role / Device Role / Timing Role: Main application processor executing ladder logic, handling CANopen/EtherCAT slave stacks (via external PHY), and managing real-time I/O scanning. Use Value: 100 MHz RX core ensures sub-millisecond scan cycles; 768 KB flash accommodates runtime + firmware; 128 KB SRAM supports multi-tasking RTOS environments. |
Use Scenario: Protocol translation gateway connecting BACnet MS/TP field devices to BACnet/IP or Modbus TCP networks in HVAC systems. IC Role / Device Role / Timing Role: Dual-role communications hub-SCI/RSPI for legacy field bus, USB/Ethernet (external PHY) for IP backbone, RTC for time-stamped logging. Use Value: Multiple serial interfaces (13 SCI, 4 I²C, 3 RSPI) eliminate external bridge ICs; 21-channel A/D monitors sensor inputs directly; DEU secures firmware updates over IP. |
| Medical Diagnostic Instrument | Energy Metering Terminal |
Use Scenario: Portable ultrasound or patient monitor subsystem performing signal conditioning, waveform capture, and local display rendering. IC Role / Device Role / Timing Role: Real-time data acquisition engine-triggering A/D conversions via TPU/MTU, buffering samples in SRAM, and generating PWM for display backlight control. Use Value: 12-bit A/D with sample-and-hold enables accurate analog front-end sampling; dual 10-bit D/A drives audio alerts or calibration references; CRC and IWDT meet IEC62304 Class C requirements. |
Use Scenario: Smart electricity meter with tariff switching, tamper detection, and remote firmware update via cellular or PLC backhaul. IC Role / Device Role / Timing Role: Secure metering controller-measuring voltage/current via isolated A/D inputs, calculating kWh using FPU, storing logs in data flash, and authenticating updates via AES. Use Value: 32 KB reprogrammable data flash (100k cycles) stores lifetime energy logs; DEU enables encrypted OTA updates; RTC maintains billing calendar across power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5631EDGFB#V0 | Same RX631 Group, LQFP-144 package, but with 2 MB flash and 256 KB SRAM | Higher memory capacity supports larger protocol stacks (e.g., full TCP/IP + TLS) or GUI frameworks | Select when application requires >768 KB code space or >128 KB RAM for real-time buffers or RTOS heap |
| R5F563NACDFB#V0 | RX63N Group part in same LQFP-144 package, 768 KB flash/128 KB RAM, includes Ethernet MAC | Enables native 10/100 Mbps Ethernet connectivity without external PHY or glue logic | Choose only if Ethernet MAC is required; note RX63N differs in power sequencing, debug interface timing, and safety certification scope |
Compared with R5F5631ADGFB#V0, R5F5631EDGFB#V0 offers scalable memory for complex firmware, while R5F563NACDFB#V0 adds Ethernet MAC at the cost of higher power and different qualification-making R5F5631ADGFB#V0 optimal for cost-sensitive, non-Ethernet industrial control where memory headroom and IEC60730 compliance are prioritized.
Availability
R5F5631ADGFB#V0 is available at Aetrix Electronics and suitable for industrial PLC controllers, building automation gateways, medical diagnostic instruments, and energy metering terminals requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5631ADGFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise markets.
The RX631 Group is designed for high-performance, safety-certifiable industrial control applications-emphasizing real-time determinism, functional safety (IEC60730), and rich peripheral integration without Ethernet, enabling compact, cost-optimized designs.
FAQ
What is the maximum operating frequency and core performance of the R5F5631ADGFB#V0?
The R5F5631ADGFB#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the 32-bit RX CPU core. Its single-precision IEEE-754 FPU, 5-stage pipeline, and variable-length instruction set enable deterministic real-time execution critical for industrial control loops. The R5F5631ADGFB#V0 achieves this performance with zero-wait-state access to both 768 KB flash and 128 KB SRAM.
Does the R5F5631ADGFB#V0 include an Ethernet MAC controller?
No, the R5F5631ADGFB#V0 belongs to the RX631 Group, which explicitly excludes the Ethernet MAC controller. This distinguishes it from the RX63N Group (e.g., R5F563NACDFB#V0). The R5F5631ADGFB#V0 retains all other major peripherals-including USB 2.0 host/function, CAN, multiple SCI/I²C/RSPI, and A/D/D/A converters-but requires an external PHY for Ethernet connectivity if needed.
What safety features does the R5F5631ADGFB#V0 provide for IEC60730 compliance?
The R5F5631ADGFB#V0 integrates multiple hardware features supporting IEC60730 Class B compliance: oscillation-stop detection, CRC calculator (with three polynomials), self-diagnostic A/D converter, independent watchdog timer (IWDT) with dedicated LOCO clock, and real-time clock (RTC) with battery backup. These capabilities are documented in Renesas Application Note R01AN1303 and are implemented directly in silicon-no external components required for basic safety monitoring in the R5F5631ADGFB#V0.
What package type and pin count does the R5F5631ADGFB#V0 use?
The R5F5631ADGFB#V0 uses the PLQP0144KA-A package: a 144-pin LQFP measuring 20 × 20 mm with 0.5 mm pitch and an exposed thermal pad. It provides 111 general-purpose I/O pins (including 18 that are 5-V tolerant), 16 external interrupt inputs (IRQ0–IRQ15), and dedicated debug pins for JTAG and FINE interfaces-matching the mechanical and thermal requirements of space-constrained industrial PCBs.
How much on-chip memory does the R5F5631ADGFB#V0 include, and what are its endurance specifications?
The R5F5631ADGFB#V0 includes 768 KB of on-chip main flash memory (zero-wait-state at 100 MHz), 128 KB of on-chip SRAM, and 32 KB of on-chip data flash memory. The data flash is rated for 100,000 program/erase cycles and supports background operation (BGO), allowing concurrent execution and data logging. This memory configuration is factory-programmed and fixed for the R5F5631ADGFB#V0; no variants offer different capacities in this specific part number.
R5F5631ADGFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631ADGFB#V0 FAQ
1.How can I place an order for R5F5631ADGFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631ADGFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631ADGFB#V0 reliable?
The price and inventory of R5F5631ADGFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631ADGFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631ADGFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631ADGFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631ADGFB#V0?
R5F5631ADGFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631ADGFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631ADGFB#V0?
For technical support, including R5F5631ADGFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631ADGFB#V0 requirements.
6.How does Aetrix verify that R5F5631ADGFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631ADGFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631ADGFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631ADGFB#V0?
All R5F5631ADGFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631ADGFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631ADGFB#V0 part is unused and in its original packaging.
Return procedure for R5F5631ADGFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631ADGFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

