Renesas R5F5631ADGFC#V0
- Part No.:
- R5F5631ADGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F5631ADGFC#V0.pdf
- Description:
- 32BIT MCU RX631
- Quantity:
- Payment:

- Shipping:

Inventory:4,194
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631ADGFC#V0 from Renesas is a 100 MHz 32-bit RX CPU core microcontroller in the RX631 Group, featuring 768 KB on-chip flash memory, 128 KB SRAM, 32 KB data flash, and integrated 12-bit/10-bit A/D converters. It supports Ethernet MAC (excluded in RX631), USB 2.0 host/function, CAN, multiple SCI/I²C/SPI interfaces, and operates from a single 2.7–3.6 V supply across –40 to +85°C. It targets industrial control and networked embedded systems requiring deterministic real-time performance.
For engineers reviewing the R5F5631ADGFC#V0 datasheet, R5F5631ADGFC#V0 pinout, R5F5631ADGFC#V0 application, or R5F5631ADGFC#V0 equivalent, key selection criteria include its RX631 Group identity (no Ethernet controller), LQFP-176 package, 768 KB flash / 128 KB RAM configuration, 100 MHz operation with FPU, and support for IEC60730 safety compliance functions including CRC, self-diagnostic A/D, and oscillation-stop detection.
Technical Context
The R5F5631ADGFC#V0 implements the CISC Harvard-architecture RX CPU core with 5-stage pipeline, variable-length instructions, and IEEE-754 single-precision FPU delivering 165 DMIPS at 100 MHz. It integrates a memory protection unit (MPU), JTAG/FINE debug interfaces, and supports little-endian or big-endian data arrangement.
Its peripheral set includes three CAN modules (32 mailboxes each), up to 13 SCI channels (with LIN, smart-card, SPI/I²C emulation), four I²C interfaces (one FM+), three RSPI channels, and a 21-channel 12-bit A/D converter with sample-and-hold and conversion trigger flexibility via MTU2/TPU/TMR or external pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling real-time deterministic execution |
| Flash Memory | 768 KB on-chip main flash, zero-wait-state access at 100 MHz |
| SRAM | 128 KB on-chip SRAM, zero-wait-state access for instruction and operand storage |
| Data Flash | 32 KB reprogrammable E² data flash, rated for 100,000 erase/write cycles |
| A/D Converter | 21-channel 12-bit S12AD + 8-channel 10-bit AD, 1.0 µs conversion time @ PCLK=50 MHz |
| Operating Voltage | 2.7–3.6 V (VCC/AVCC0/VREFH/VCC_USB), 2.3–3.6 V for RTC backup (VBATT) |
| Temperature Range | –40°C to +85°C (D version), qualified for industrial environments |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm, 0.5 mm pitch, RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, VREFH | Power supply inputs | Core, analog, and reference voltage rails; require local decoupling per Renesas layout guidelines |
| VBATT | RTC backup supply | Enables calendar/clock retention during main power loss; min. 2.3 V required |
| XTAL/EXTAL | Main crystal oscillator interface | Supports 4–16 MHz external crystal for precise system timing and PLL input |
| MD0/MD1 | Mode selection inputs | Determine boot mode (single-chip, ROM-enabled/disabled expansion) at reset |
| RESET | Active-low reset input | Asynchronous hardware reset; synchronous release required for reliable initialization |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-triggered pins supporting fast, prioritized interrupt response |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O ports | 133 total I/O pins (LQFP-176); 5-V tolerant, open-drain capable, with pull-up resistors |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision 32-bit arithmetic enables efficient motor control and signal processing without software emulation |
| IEC60730 safety support | Integrated CRC calculator, oscillation-stop detection, IWDT, and A/D self-diagnostic reduce certification effort for Class B appliances |
| Flexible timer subsystem | MTU2 (6-channel), TPU (12-channel), TMR (4-channel), and CMT (4-channel) provide synchronized PWM, capture, and timing for multi-axis motion control |
| USB 2.0 host/function/OTG | Full-speed (12 Mbps) dual-role USB with 2 KB on-chip buffer supports field firmware updates and peripheral connectivity |
| Secure data handling | Data Encryption Unit (DEU) with AES-128/192/256 in ECB/CBC modes secures firmware and communication payloads |
| Low-power operation | Four low-power modes (Sleep, All-module stop, Software standby, Deep software standby) enable <500 µA/MHz active current draw |
Applications
| Industrial PLC Controller | Building Automation Gateway |
|---|---|
Use Scenario: Central logic unit in DIN-rail mounted programmable logic controllers managing I/O expansion, motion sequencing, and HMI communication. IC Role / Device Role / Timing Role: Real-time deterministic execution engine with 100 MHz RX core, 768 KB flash for ladder logic storage, and 128 KB SRAM for runtime tag database. Use Value: Integrated CAN, multiple SCI, and USB enable native fieldbus bridging and maintenance port access without external protocol translators. | Use Scenario: Protocol translator between BACnet MS/TP, Modbus RTU, and Ethernet/IP networks in HVAC control panels. IC Role / Device Role / Timing Role: Dual-role USB and multiple serial interfaces serve as host for configuration dongles and function controller for legacy field devices. Use Value: On-chip 12-bit A/D and temperature sensor monitor ambient conditions and power rail health, reducing BOM count. |
| Smart Energy Meter | Medical Diagnostic Interface |
Use Scenario: Firmware-upgradable electricity meter with tamper detection, pulse counting, and secure data logging. IC Role / Device Role / Timing Role: Secure data processor with DEU-based AES encryption for encrypted kWh reporting and IEC60730-compliant self-test routines. Use Value: CRC calculator and A/D self-diagnostic meet Class B functional safety requirements without external co-processors. | Use Scenario: Signal conditioning and interface module for ultrasound transducers and patient monitoring sensors. IC Role / Device Role / Timing Role: High-resolution analog front-end controller using 12-bit A/D with sample-and-hold and programmable gain amplifier support via external op-amps. Use Value: 100 MHz CPU and FPU enable real-time beamforming calculations and FFT-based spectral analysis on sensor data streams. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NACDFC | RX63N Group; includes Ethernet MAC, 768 KB flash, 128 KB SRAM, same LQFP-176 package | Requires Ethernet connectivity; not drop-in due to additional PHY interface signals and register mapping differences | Select only if Ethernet MAC functionality is required and PCB layout accommodates MII/RMII routing |
| R5F562TADFP | RX62T Group; 100 MHz, 512 KB flash, 64 KB SRAM, no USB/DEU, different peripheral mix (focused on motor control) | Optimized for inverter drives; lacks USB, CAN, and security features of RX631 | Choose when cost-sensitive motor control is primary need and security/protocol flexibility is secondary |
Compared with R5F5631ADGFC#V0, R5F563NACDFC adds Ethernet capability but increases design complexity and power budget, while R5F562TADFP reduces feature set and security to lower cost-making R5F5631ADGFC#V0 optimal for balanced industrial connectivity, safety, and compute density.
Availability
R5F5631ADGFC#V0 is available at Aetrix Electronics and suitable for industrial automation, building management systems, and smart energy metering requiring stable component supply, long-term lifecycle assurance, and full Renesas ecosystem support.
Supply support for R5F5631ADGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group is designed for high-performance, safety-aware industrial applications demanding real-time responsiveness, rich connectivity (CAN/USB/SCI), and functional safety compliance-without Ethernet overhead.
FAQ
What is the maximum operating frequency and CPU performance of the R5F5631ADGFC#V0?
The R5F5631ADGFC#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using its 32-bit RX CPU core with integrated IEEE-754 single-precision floating-point unit. This performance level enables real-time execution of complex control algorithms and communication stacks without external acceleration. The R5F5631ADGFC#V0 achieves deterministic timing through its 5-stage pipeline and zero-wait-state memory access.
Does the R5F5631ADGFC#V0 include an Ethernet controller?
No, the R5F5631ADGFC#V0 belongs to the RX631 Group, which explicitly excludes the Ethernet MAC and EDMAC peripherals present in the RX63N Group. This distinction is confirmed in Renesas documentation (R01DS0098EJ0180), where Table 1.2 shows "Not available" for Ethernet controller in all RX631 packages. The R5F5631ADGFC#V0 retains full USB 2.0 host/function/OTG, CAN, and multiple serial interfaces instead.
What memory resources are integrated in the R5F5631ADGFC#V0?
The R5F5631ADGFC#V0 integrates 768 KB of on-chip flash memory, 128 KB of SRAM, and 32 KB of reprogrammable data flash. Flash and SRAM both operate at zero wait states up to 100 MHz, ensuring deterministic code execution and data throughput. The data flash supports 100,000 erase/write cycles and enables background programming/erasing (BGO), allowing firmware updates without halting application code.
Which safety standards does the R5F5631ADGFC#V0 support for industrial applications?
The R5F5631ADGFC#V0 includes hardware features aligned with IEC60730 Class B compliance, including oscillation-stoppage detection, built-in CRC calculator (with X8/X16 polynomials), independent watchdog timer (IWDT), and self-diagnostic capability for the 10-bit A/D converter. These features reduce software validation burden and support functional safety requirements in household appliances and industrial controls without requiring external safety monitors.
What package type and pin count does the R5F5631ADGFC#V0 use?
The R5F5631ADGFC#V0 uses the PLQP0176KB-A package: a 176-pin LQFP with 24 × 24 mm body size and 0.5 mm pitch. This package provides 133 general-purpose I/O pins (5-V tolerant, open-drain capable), 18 of which are 5-V tolerant, and supports full peripheral access including CAN, USB, and multiple serial interfaces. Pinout matches other RX631 LQFP-176 variants per Renesas datasheet R01DS0098EJ0180.
R5F5631ADGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631ADGFC#V0 FAQ
1.How can I place an order for R5F5631ADGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631ADGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631ADGFC#V0 reliable?
The price and inventory of R5F5631ADGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631ADGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631ADGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631ADGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631ADGFC#V0?
R5F5631ADGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631ADGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631ADGFC#V0?
For technical support, including R5F5631ADGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631ADGFC#V0 requirements.
6.How does Aetrix verify that R5F5631ADGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631ADGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631ADGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631ADGFC#V0?
All R5F5631ADGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631ADGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631ADGFC#V0 part is unused and in its original packaging.
Return procedure for R5F5631ADGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631ADGFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

