Renesas R5F5631BCDLK#U0
- Part No.:
- R5F5631BCDLK#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F5631BCDLK#U0.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,626
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631BCDLK#U0 from Renesas is a 100 MHz 32-bit RX631 Group microcontroller with integrated FPU, 1 MB on-chip flash memory, 128 KB SRAM, and 32 KB data flash. It features a 12-bit A/D converter (21 channels), 10-bit D/A converter (2 channels), RTC, USB 2.0 function controller, CAN interface, and Ethernet MAC - though Ethernet is excluded in the RX631 Group per official documentation. It targets industrial control systems requiring deterministic real-time performance and functional safety support.
For engineers reviewing the R5F5631BCDLK#U0 datasheet, R5F5631BCDLK#U0 pinout, R5F5631BCDLK#U0 application, or R5F5631BCDLK#U0 equivalent, key selection criteria include its 100 MHz CPU speed, IEEE-754 single-precision FPU, IEC60730-compliant self-test functions (CRC, IWDT, A/D self-diagnostic), and package-specific peripheral availability - especially absence of Ethernet and reduced SCI/TPU channel count versus RX63N.
Technical Context
The R5F5631BCDLK#U0 implements the 32-bit RX CPU core with 5-stage CISC Harvard pipeline, supporting variable-length instructions and ultra-compact code density. It integrates a memory protection unit (MPU), JTAG/FINE debug interfaces, and four low-power modes including deep software standby with SRAM backup.
Its clock system includes internal 125-kHz LOCO and 50-MHz HOCO oscillators, external crystal support (4–16 MHz), and PLL-based 100 MHz system clock (ICLK). Peripheral clocks (PCLK, FCLK, BCLK) are independently configurable up to 50 MHz, enabling optimized timing for flash access, DMA, and external bus operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables deterministic real-time execution and high-throughput peripheral handling |
| Flash Memory | 1 MB on-chip main flash, zero-wait-state operation at 100 MHz - supports in-application programming and secure boot |
| SRAM | 128 KB on-chip SRAM, no-wait access - sufficient for real-time task stacks, communication buffers, and firmware overlays |
| A/D Converter | 21-channel 12-bit S12AD unit with 1.0 µs conversion time @ 50 MHz PCLK and sample-and-hold - suitable for motor current sensing and analog feedback loops |
| D/A Converter | 2-channel 10-bit DA unit with 0 V to VREFH output range - provides precise analog actuator control or calibration reference signals |
| Operating Voltage | 2.7–3.6 V supply (VCC/AVCC0/VREFH/VCC_USB); VBATT support down to 2.3 V enables RTC battery backup |
| Temperature Range | -40°C to +85°C (D version) - qualified for industrial environments without derating |
Pinout & Package
Package: 145-pin TFLGA (PTLG0145KA-A), 7 mm × 7 mm, 0.5 mm pitch, 0.8 mm height - suitable for space-constrained industrial modules and motor drives.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / VREFH | Core, analog, and reference voltage supply | Single 2.7–3.6 V rail powers CPU, peripherals, and ADC/DAC references - simplifies power design with minimal external regulation |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; minimum 2.3 V allows use of coin-cell batteries |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystals for precise timing; required for Ethernet-capable variants (not applicable here) |
| RES# | Active-low reset input | Asynchronous hardware reset with internal pull-up; compatible with standard reset supervisor ICs |
| MD0 / MD1 | Mode selection pins | Configure single-chip, ROM-enabled/disabled expansion modes at power-on - determines boot source and memory map |
| USB_VBUS / USB_ID | USB function controller interface | Enable host/device detection and VBUS monitoring for full-speed USB 2.0 device operation (12 Mbps) |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | UART-compatible interface for debug console, configuration, or fieldbus gateway communication |
| TXD1 / RXD1 | SCI1 asynchronous serial interface | Dedicated UART for secondary communication path - e.g., sensor interface or bootloader command channel |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision compliant - accelerates motor control algorithms, PID tuning, and sensor fusion without software emulation overhead |
| IEC60730 safety functions | Integrated CRC calculator, independent watchdog timer (IWDT), and A/D self-diagnostic - reduces external safety components for Class B certification |
| Real-time clock (RTC) | Calendar/clock with alarm, periodic interrupt, and time-capture on external event - enables scheduling, logging, and wake-on-event in low-power modes |
| USB 2.0 function controller | Full-speed (12 Mbps) device mode with 2 KB on-chip RAM buffer - supports HID, CDC, or mass storage class without external PHY |
| Programmable pulse generator (PPG) | 32-channel pulse output triggered by MTU2/TPU - generates precise gate drive signals for BLDC or stepper motor control |
| Temperature sensor | On-die ±1°C accuracy sensor read via 12-bit A/D - enables thermal monitoring and overtemperature shutdown without external components |
Applications
| Industrial Motor Control | Building Automation Gateway |
|---|---|
|
Use Scenario: Closed-loop control of 3-phase BLDC motors in HVAC blowers and pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, PWM generation via MTU2/TPU, and current sensing via 12-bit A/D. Use Value: 100 MHz CPU + FPU delivers sub-10 µs current loop update; integrated PPG and 21-channel A/D reduce external component count. |
Use Scenario: Protocol translation between BACnet MS/TP and Modbus TCP in smart building controllers. IC Role / Device Role / Timing Role: USB function controller handles PC commissioning; SCI/RSPI interfaces manage fieldbus peripherals; RTC timestamps events. Use Value: Dual SCI + RSPI + USB eliminates need for external bridge ICs; 128 KB SRAM accommodates protocol stacks and buffering. |
| Factory Floor I/O Module | Medical Diagnostic Equipment |
|
Use Scenario: DIN-rail mounted digital I/O module with isolated inputs/outputs and local logic processing. IC Role / Device Role / Timing Role: GPIO management (111 pins), CAN communication for distributed I/O, and CRC-based data integrity checking. Use Value: 5-V tolerant I/O simplifies level-shifting; CAN with 32 mailboxes supports multi-node diagnostics; IEC60730 features aid functional safety compliance. |
Use Scenario: Portable ultrasound front-end with analog signal conditioning and time-of-flight calculation. IC Role / Device Role / Timing Role: High-speed A/D sampling synchronized to TMR triggers; FPU computes beamforming coefficients; temperature sensor monitors probe thermal drift. Use Value: 1.0 µs A/D conversion enables >1 MSPS sampling; on-chip temperature sensor improves measurement repeatability across ambient conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NACDLK#U0 | RX63N Group; adds Ethernet MAC, 3x CAN, 13x SCI, and 177-pin TFLGA option - but larger footprint and higher power | Suitable for networked industrial controllers requiring 10/100 Mbps Ethernet connectivity and extended peripheral count | Select when Ethernet, additional CAN, or more serial interfaces are required - verify PCB layout compatibility due to different pinout and package |
| R5F562TADFP#30 | RX62T Group; 100 MHz, 512 KB flash, 64 KB SRAM, no USB or Ethernet, optimized for motor control with 32-channel A/D and 3x 3-phase PWM units | Targeted specifically at inverter-driven motor applications with integrated encoder interfaces and high-resolution PWM | Prefer for cost-sensitive motor drives where USB/Ethernet are unnecessary and enhanced motor control peripherals justify trade-off in general-purpose I/O |
Compared with R5F5631BCDLK#U0, the R5F563NACDLK#U0 adds critical networking capability at the expense of package size and complexity, while the R5F562TADFP#30 trades general-purpose peripherals for domain-specific motor control acceleration - making each optimal for distinct system-level requirements.
Availability
R5F5631BCDLK#U0 is available at Aetrix Electronics and suitable for industrial motor control, building automation gateways, factory floor I/O modules, and portable medical diagnostic equipment requiring stable component supply and long-term manufacturability.
Supply support for R5F5631BCDLK#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX631 Group is designed for cost-optimized industrial control applications demanding real-time performance, functional safety support (IEC60730), and rich peripheral integration - without Ethernet overhead.
FAQ
Does R5F5631BCDLK#U0 include an Ethernet MAC?
No, R5F5631BCDLK#U0 belongs to the RX631 Group, which explicitly excludes the Ethernet MAC and associated EDMAC found in the RX63N Group. This distinction is confirmed in Table 1.2 of the official datasheet (R01DS0098EJ0180), where Ethernet controller availability is marked "Not available" for all RX631 packages including the 145-pin TFLGA. Engineers selecting R5F5631BCDLK#U0 must implement external Ethernet PHY or choose an RX63N variant if native MAC is required.
What is the maximum operating frequency and corresponding performance of R5F5631BCDLK#U0?
R5F5631BCDLK#U0 operates at a maximum system clock (ICLK) frequency of 100 MHz, delivering 165 DMIPS of computational throughput. Its 32-bit RX CPU core executes instructions in one cycle at this speed, with single-precision floating-point operations compliant to IEEE-754. This enables deterministic real-time response for motor control, sensor fusion, and protocol stack processing - verified under industrial temperature (-40°C to +85°C) and 2.7–3.6 V supply conditions.
How much on-chip memory does R5F5631BCDLK#U0 provide?
R5F5631BCDLK#U0 integrates 1 MB of on-chip flash memory (zero-wait-state at 100 MHz), 128 KB of SRAM (no-wait access), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. The flash supports background programming/erasing (BGO), enabling firmware updates without halting application execution - critical for field-deployed industrial devices requiring high uptime.
Which communication interfaces are supported by R5F5631BCDLK#U0?
R5F5631BCDLK#U0 supports USB 2.0 full-speed device mode (12 Mbps), CAN (2 channels, ISO11898-1 compliant), up to 11 SCI channels (asynchronous, clock-synchronous, SPI/I²C emulation), 4 I²C bus interfaces (up to 1 Mbps), 3 RSPI channels, and IEBus. It lacks Ethernet and OTG functionality - both reserved for RX63N variants. Peripheral channel counts are package-dependent; the 145-pin TFLGA supports 11 SCI, 2 CAN, and 4 RIIC channels as specified in Table 1.2.
Is R5F5631BCDLK#U0 qualified for functional safety standards like IEC60730?
Yes, R5F5631BCDLK#U0 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stoppage detection, frequency measurement circuitry, CRC calculator (with three polynomials), independent watchdog timer (IWDT), and self-diagnostic function for the 10-bit A/D converter. These are documented in the "Useful functions for IEC60730 compliance" section of the datasheet and do not require external components - reducing certification effort for household and industrial appliances.
R5F5631BCDLK#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631BCDLK#U0 FAQ
1.How can I place an order for R5F5631BCDLK#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631BCDLK#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631BCDLK#U0 reliable?
The price and inventory of R5F5631BCDLK#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631BCDLK#U0 is usually 5 days.
3.What payment methods are accepted for R5F5631BCDLK#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631BCDLK#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631BCDLK#U0?
R5F5631BCDLK#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631BCDLK#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631BCDLK#U0?
For technical support, including R5F5631BCDLK#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631BCDLK#U0 requirements.
6.How does Aetrix verify that R5F5631BCDLK#U0 is sourced from the original manufacturer or authorized distributors?
All R5F5631BCDLK#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631BCDLK#U0 meets industry standards.
7.What is the process for return or replacement of R5F5631BCDLK#U0?
All R5F5631BCDLK#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631BCDLK#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631BCDLK#U0 part is unused and in its original packaging.
Return procedure for R5F5631BCDLK#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631BCDLK#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
