Renesas R5F5631BDGFP#V0
- Part No.:
- R5F5631BDGFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F5631BDGFP#V0.pdf
- Description:
- RX631 MCU 1MB 128KB LQFP100 105C
- Quantity:
- Payment:

- Shipping:

Inventory:4,026
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631BDGFP#V0 from Renesas is a 100 MHz 32-bit RX CPU core microcontroller in the RX631 Group, featuring 512 KB on-chip flash memory, 64 KB SRAM, and no Ethernet controller. It integrates a 12-bit A/D converter (21 channels), 10-bit A/D converter (8 channels), dual 10-bit D/A converters, RTC, USB 2.0 function-only interface, CAN (2 channels), and I²C (4 channels), targeting industrial HMI and motor control applications.
For engineers reviewing the R5F5631BDGFP#V0 datasheet, R5F5631BDGFP#V0 pinout, R5F5631BDGFP#V0 application, or R5F5631BDGFP#V0 equivalent, key selection criteria include its 100 MHz operation with 165 DMIPS, 512 KB flash/64 KB RAM configuration, LQFP-100 package with 78 GPIOs (17 × 5-V tolerant), and absence of Ethernet-distinguishing it from RX63N variants.
Technical Context
The R5F5631BDGFP#V0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU. It supports little-endian data arrangement and includes MPU for memory protection, JTAG/FINE debugging interfaces, and four low-power modes including deep software standby with RTC backup.
Its clock system combines external crystal (4–16 MHz) with internal PLL, HOCO (50 MHz), and LOCO (125 kHz) oscillators. Peripheral clocks (PCLK, FCLK, BCLK) are independently configurable up to 50 MHz, while system clock (ICLK) runs at 100 MHz. The device lacks Ethernet MAC and sub-clock oscillator support-features reserved for RX63N and G-version parts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables real-time deterministic execution for motor control loops |
| Flash Memory | 512 KB on-chip main flash, zero-wait-state access at 100 MHz for deterministic code execution |
| SRAM | 64 KB on-chip SRAM, zero-wait-state access at 100 MHz, supports instruction + operand storage |
| A/D Converters | 21 × 12-bit + 8 × 10-bit channels; 1.0 μs conversion time @ PCLK = 50 MHz; includes sample-and-hold |
| D/A Converters | 2 × 10-bit voltage-output DACs; output range 0 V to VREFH (2.7–3.6 V) |
| USB Interface | Full-speed USB 2.0 function-only controller (no host/OTG); 2 KB on-chip RAM buffer |
| Operating Voltage | 2.7–3.6 V (VCC/AVCC0/VREFH/VCC_USB); VBATT = 2.3–3.6 V for RTC backup |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm, 0.5-mm pitch, RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, VREFH | Core/analog reference supply | Single 2.7–3.6 V rail powers digital logic, analog peripherals, and ADC/DAC references |
| VBATT | RTC backup supply | Enables calendar/clock operation during main power loss (min. 2.3 V) |
| XTAL/EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise timing; PLL generates 100 MHz ICLK |
| RESET | Active-low reset input | Asynchronous hardware reset; triggers POR, LVD, and watchdog resets |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated pins for edge-triggered interrupts; priority programmable (16 levels) |
| P00–P97 | General-purpose I/O ports | 78 GPIOs total; 17 pins 5-V tolerant; pull-up, open-drain, and drive-strength configurable |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision compliant; accelerates motor control algorithms and sensor fusion math |
| Memory protection unit (MPU) | Configurable regions prevent accidental overwrites of critical code/data; essential for IEC 60730 Class B compliance |
| Low-power operation | 500 μA/MHz active current; four low-power modes including deep software standby with RTC retention |
| On-chip debugging | JTAG and two-wire FINE interfaces enable non-intrusive debug without halting real-time operation |
| IEC 60730 safety functions | Includes oscillation-stop detection, CRC calculator, IWDT, and A/D self-diagnostic for functional safety certification |
| Programmable pulse generator (PPG) | 32-channel pulse output triggered by MTU2/TPU; simplifies high-resolution PWM generation for LED/motor control |
Applications
| Industrial HMI Panel | Brushless DC Motor Controller |
|---|---|
|
Use Scenario: Standalone touch-based operator interface with local display, button inputs, and serial communication to PLC. IC Role / Device Role / Timing Role: Main application processor executing GUI logic, managing USB CDC virtual COM port, and sampling resistive touch via 12-bit ADC. Use Value: 512 KB flash stores embedded GUI assets; 64 KB SRAM buffers display frame data; 100 MHz CPU ensures <10 ms UI response latency. |
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC motors in HVAC blowers or pumps. IC Role / Device Role / Timing Role: Real-time motor control MCU coordinating PWM generation (MTU2/TPU), current sensing (12-bit ADC), and position feedback (SCI/UART). Use Value: 165 DMIPS + FPU executes FOC math in <5 μs; dual 10-bit DACs generate analog reference signals; 78 GPIOs route gate drivers and sensors. |
| Smart Energy Metering Gateway | Factory Automation I/O Module |
|
Use Scenario: Substation-level gateway aggregating Modbus RTU data from meters and forwarding via USB or CAN to SCADA systems. IC Role / Device Role / Timing Role: Protocol translation hub with USB function interface, dual CAN channels, and 10-bit ADC for auxiliary voltage monitoring. Use Value: USB 2.0 full-speed enables plug-and-play PC connectivity; CAN FD-capable transceivers (external) use CAN module's 32-mailbox FIFO for burst data handling. |
Use Scenario: DIN-rail mounted remote I/O node with digital input/output expansion, isolated CAN bus, and local diagnostics. IC Role / Device Role / Timing Role: Edge controller managing opto-isolated DI/DO banks, reading status via GPIO, and reporting over CAN using mailbox prioritization. Use Value: 17 × 5-V tolerant GPIOs interface directly to industrial 24 V logic; RTC timestamping logs fault events; CRC calculator validates firmware updates over CAN. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5631ADGFP#V0 | Same RX631 Group, identical 100-pin LQFP package, but with 256 KB flash and 64 KB RAM | Lower memory capacity suits simpler bootloaders or smaller firmware images | Select when firmware size <200 KB and cost sensitivity outweighs future scalability needs |
| R5F563NEDDFP | RX63N variant in same LQFP-100 package; adds Ethernet MAC, 2 MB flash, 256 KB RAM, and sub-clock oscillator | Enables networked devices requiring TCP/IP stack, OTA updates, or time-synchronized distributed control | Choose only if Ethernet connectivity and >512 KB flash are mandatory; requires PCB layout changes for PHY routing |
Compared with R5F5631BDGFP#V0, R5F5631ADGFP#V0 reduces flash for cost-sensitive deployments, while R5F563NEDDFP adds Ethernet and memory at higher BOM cost and design complexity-neither is pin-compatible due to differing peripheral register maps and signal assignments.
Availability
R5F5631BDGFP#V0 is available at Aetrix Electronics and suitable for industrial HMI, BLDC motor control, smart metering gateways, and factory I/O modules requiring stable component supply across extended product lifecycles.
Supply support for R5F5631BDGFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX631 Group targets cost-optimized industrial control applications where Ethernet is unnecessary; R5F5631BDGFP#V0 delivers high-performance real-time processing, integrated analog, and functional safety features in a compact LQFP-100 package.
FAQ
What is the maximum operating frequency and performance rating of the R5F5631BDGFP#V0?
The R5F5631BDGFP#V0 operates at a maximum system clock frequency of 100 MHz and delivers 165 DMIPS of processing performance. This is achieved using the 32-bit RXv1 CPU core with 5-stage pipeline and single-cycle 32×32 multiplier. Its deterministic execution and zero-wait-state 512 KB flash make R5F5631BDGFP#V0 suitable for hard real-time control tasks such as motor commutation and fast-loop feedback.
Does the R5F5631BDGFP#V0 include an Ethernet controller?
No, the R5F5631BDGFP#V0 does not include an Ethernet MAC controller. It belongs to the RX631 Group, which explicitly excludes Ethernet functionality-unlike the RX63N Group. This omission reduces silicon area and cost while maintaining full USB 2.0 function, CAN, and multiple serial interfaces. Engineers selecting R5F5631BDGFP#V0 must implement network connectivity externally via USB-to-Ethernet bridges or discrete PHYs.
What are the memory resources available on the R5F5631BDGFP#V0?
The R5F5631BDGFP#V0 integrates 512 KB of on-chip flash memory with zero-wait-state access at 100 MHz, 64 KB of zero-wait-state SRAM, and 32 KB of reprogrammable data flash (rated for 100,000 erase/write cycles). These resources support complex firmware with real-time task scheduling, GUI rendering buffers, and non-volatile parameter storage-all without external memory, reducing BOM count and board space for R5F5631BDGFP#V0-based designs.
Which analog peripherals are integrated into the R5F5631BDGFP#V0?
The R5F5631BDGFP#V0 integrates a 12-bit A/D converter with 21 input channels, an 8-channel 10-bit A/D converter, two 10-bit D/A converters, and an on-die temperature sensor (±1°C accuracy). Both ADCs support software, timer-triggered, and external-event conversion starts, and include sample-and-hold circuits. The DAC outputs span 0 V to VREFH (2.7–3.6 V), enabling direct analog actuator control in R5F5631BDGFP#V0-based measurement and regulation systems.
What package type and pin count does the R5F5631BDGFP#V0 use?
The R5F5631BDGFP#V0 uses a 100-pin LQFP package (PLQP0100KB-A), measuring 14 × 14 mm with 0.5-mm pitch. It provides 78 general-purpose I/O pins, of which 17 are 5-V tolerant, plus dedicated power, ground, clock, reset, and debug interface pins. This package balances board density, thermal performance, and hand-solderability-making R5F5631BDGFP#V0 well-suited for industrial control modules where reliability and serviceability matter.
R5F5631BDGFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631BDGFP#V0 FAQ
1.How can I place an order for R5F5631BDGFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631BDGFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631BDGFP#V0 reliable?
The price and inventory of R5F5631BDGFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631BDGFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631BDGFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631BDGFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631BDGFP#V0?
R5F5631BDGFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631BDGFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631BDGFP#V0?
For technical support, including R5F5631BDGFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631BDGFP#V0 requirements.
6.How does Aetrix verify that R5F5631BDGFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631BDGFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631BDGFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631BDGFP#V0?
All R5F5631BDGFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631BDGFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631BDGFP#V0 part is unused and in its original packaging.
Return procedure for R5F5631BDGFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631BDGFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

