Renesas R5F5631DDDBG#U0
- Part No.:
- R5F5631DDDBG#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F5631DDDBG#U0.pdf
- Description:
- IC MCU 32BIT 1.5MB FLSH 176LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,302
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631DDDBG#U0 from Renesas is a 100 MHz 32-bit RX CPU core microcontroller in the RX631 Group, featuring 1.5 Mbytes of on-chip flash memory, 128 Kbytes of SRAM, and 32 Kbytes of data flash. It integrates a 12-bit A/D converter (21 channels), 10-bit A/D converter (8 channels), dual 10-bit D/A converters, Ethernet MAC (not present - RX631 Group excludes Ethernet), USB 2.0 host/function interface, CAN (2 channels), and real-time clock. It targets industrial control and networked embedded systems requiring deterministic timing and IEC60730 compliance.
For engineers reviewing the R5F5631DDDBG#U0 datasheet, R5F5631DDDBG#U0 pinout, R5F5631DDDBG#U0 application, or R5F5631DDDBG#U0 equivalent, key selection criteria include its 100 MHz operation with 165 DMIPS, 1.5 Mbyte flash capacity, 128 Kbyte SRAM, absence of Ethernet controller (RX631-specific), and LFBGA-176 package with -40 to +85°C temperature range.
Technical Context
The R5F5631DDDBG#U0 implements the CISC Harvard architecture RX CPU with 5-stage pipeline, supporting IEEE-754 single-precision floating-point operations and two multiply-and-accumulate units. Its memory subsystem includes no-wait-state 100 MHz flash and SRAM, plus background-programmable 32 Kbyte data flash.
It features a comprehensive peripheral set including three CAN modules (2 active in this variant), up to 13 SCI channels (configured per package), four I²C interfaces (one FM+), three RSPI channels, and dedicated hardware accelerators for CRC and AES encryption (DEU). Clock management supports multiple oscillators (HOCO/LOCO/subclock) and PLL-based frequency synthesis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 100 MHz max, 165 DMIPS - enables high-throughput deterministic real-time control |
| Flash Memory | 1.5 Mbytes, no-wait access at 100 MHz - supports large firmware images and fast code execution |
| SRAM | 128 Kbytes, no-wait access - sufficient for complex data buffers and stack-intensive applications |
| A/D Converters | 21 × 12-bit + 8 × 10-bit channels with sample-and-hold - meets mixed-signal requirements in motor control and sensor fusion |
| D/A Converters | 2 × 10-bit, rail-to-rail output - provides analog actuation capability without external DACs |
| Operating Temp. | -40 to +85°C (D version) - qualified for industrial ambient environments |
| Package | LFBGA-176 (PLBG0176GA-A), 13 × 13 mm, 0.8 mm pitch - compact, thermally efficient, suitable for high-density PCBs |
Pinout & Package
Package: PLBG0176GA-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array, 13 × 13 mm body, 0.8 mm ball pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core and I/O power domains (2.7–3.6 V); 133 I/O pins support 5-V tolerance on 18 pins |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system clock generation |
| RESET | Active-low reset input | Asynchronous reset initiation; compatible with external POR/LVD circuits |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed interface | Enables host/function/OTG operation at 12 Mbps with integrated transceiver and 2 KB buffer RAM |
| TXDn / RXDn (SCI) | Serial communication interface | Up to 13 configurable SCI channels supporting UART, SPI, I²C, LIN, and smart-card modes |
| AD00–AD20 / AD0–AD7 | Analog input channels | 21 × 12-bit + 8 × 10-bit A/D inputs with internal reference and temperature sensor integration |
| DA0 / DA1 | Digital-to-analog outputs | Two independent 10-bit voltage-output DACs for analog waveform generation or calibration signals |
| CAN0_TX / CAN0_RX / CAN1_TX / CAN1_RX | CAN bus interface | Two ISO 11898-1 compliant CAN controllers with 32 mailboxes each - supports automotive and industrial fieldbus |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware acceleration - eliminates software emulation overhead in math-intensive control loops |
| Memory Protection Unit (MPU) | Configurable region-based access control - enforces task isolation and safety-critical partitioning per IEC60730 Class B |
| Data Encryption Unit (DEU) | AES-128/192/256 in ECB/CBC mode - enables secure firmware updates and encrypted data storage |
| Real-time clock (RTC) | Battery-backed calendar/clock with alarm and time-capture - maintains timestamp integrity during low-power sleep modes |
| Independent watchdog timer (IWDT) | Dedicated 125-kHz LOCO clock source - ensures fail-safe recovery even if main clock fails |
| Low-power modes | Four modes (Sleep, All-module stop, Software standby, Deep software standby) - extends battery life in portable industrial devices |
Applications
| Industrial PLC Controller | Smart Energy Meter |
|---|---|
Use Scenario: Real-time logic execution, analog sensor acquisition (voltage/current), and CAN/RS485 fieldbus communication in cabinet-mounted programmable logic controllers. IC Role / Device Role / Timing Role: Main application processor executing ladder logic, managing multi-channel A/D sampling at ≤1 µs/channel, and coordinating deterministic I/O scan cycles. Use Value: 128 Kbytes SRAM buffers sensor data across scan intervals; 1.5 Mbyte flash stores multiple firmware versions and configuration tables. | Use Scenario: High-accuracy energy measurement with metrology-grade ADCs, tamper detection, secure firmware updates, and HAN (Home Area Network) communication via USB or SCI. IC Role / Device Role / Timing Role: System-on-chip controller integrating metrology front-end interface, secure boot, RTC for billing timestamps, and USB host for field technician configuration. Use Value: Integrated DEU enables AES-encrypted firmware signing; 21-channel 12-bit A/D supports simultaneous voltage, current, and temperature sampling. |
| Building Automation Gateway | Factory Asset Monitor |
Use Scenario: Protocol translation between BACnet MS/TP (via SCI), Modbus RTU (via RSPI), and USB-connected PC tools in HVAC control panels. IC Role / Device Role / Timing Role: Multi-protocol bridge processor with concurrent SCI/RSPI/USB stacks, managing time-synchronized data aggregation from field devices. Use Value: 13 SCI channels allow simultaneous legacy bus interfaces; USB 2.0 host mode enables direct connection to configuration dongles or Wi-Fi adapters. | Use Scenario: Wireless vibration/temperature monitoring node collecting sensor data, performing FFT preprocessing, and transmitting alerts via CAN to central SCADA. IC Role / Device Role / Timing Role: Edge analytics node executing motor health algorithms using FPU-accelerated math and triggering CAN alarms on threshold breaches. Use Value: RX CPU's 165 DMIPS handles real-time FFT on 128-point windows; 10-bit D/A outputs calibration references to onboard signal conditioners. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NDDDBG#U0 | RX63N Group; includes Ethernet MAC, 2 Mbyte flash, same LFBGA-176 package | Suitable for Ethernet-enabled gateways and networked HMIs where wired LAN connectivity is required | Select when Ethernet PHY interface and higher flash density are needed; requires additional magnetics and PHY layout |
| R5F5630EDDBG#U0 | RX630 Group; 100 MHz, 512 Kbyte flash, 64 Kbyte SRAM, no USB OTG or DEU | Targeted at cost-sensitive, lower-complexity control applications without security or high-speed connectivity needs | Choose for simpler designs with reduced memory and peripheral requirements; lower BOM cost and smaller footprint variants available |
Compared with R5F5631DDDBG#U0, the R5F563NDDDBG#U0 adds Ethernet and 512 Kbyte more flash but increases design complexity, while the R5F5630EDDBG#U0 reduces memory and security features to lower cost - making R5F5631DDDBG#U0 the optimal balance for mid-tier industrial controllers requiring USB, CAN, and cryptographic capabilities without Ethernet overhead.
Availability
R5F5631DDDBG#U0 is available at Aetrix Electronics and suitable for industrial PLC controllers, smart energy meters, building automation gateways, and factory asset monitors requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F5631DDDBG#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise markets.
The RX631 Group is designed for high-performance, safety-aware industrial control applications - emphasizing real-time determinism, functional safety (IEC60730), and rich connectivity (USB, CAN, multiple SCI) without Ethernet overhead.
FAQ
What is the maximum operating frequency and performance rating of the R5F5631DDDBG#U0?
The R5F5631DDDBG#U0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS (Dhrystone MIPS) performance. This is achieved through its optimized 32-bit RX CPU core with 5-stage pipeline, single-cycle 32×32 multiplier, and hardware floating-point unit. The R5F5631DDDBG#U0 sustains this performance with zero-wait-state execution from both flash and SRAM, enabling deterministic real-time response in demanding control applications.
Does the R5F5631DDDBG#U0 include an Ethernet controller?
No, the R5F5631DDDBG#U0 does not include an Ethernet controller. It belongs to the RX631 Group, which explicitly excludes the Ethernet MAC and associated EDMAC peripheral found in the RX63N Group. This distinction is confirmed in Renesas documentation (R01DS0098EJ0180), where Table 1.2 shows "Ethernet controller" as "Not available" for all RX631 packages, including the PLBG0176GA-A used by R5F5631DDDBG#U0.
What are the memory resources available on the R5F5631DDDBG#U0?
The R5F5631DDDBG#U0 integrates 1.5 Mbytes of on-chip flash memory, 128 Kbytes of SRAM, and 32 Kbytes of reprogrammable data flash. Flash supports background programming/erasing (BGO), and both flash and SRAM operate at full 100 MHz with zero wait states. The data flash endurance is rated for 100,000 write/erase cycles, making it suitable for parameter storage and firmware update staging in the R5F5631DDDBG#U0.
Which communication interfaces are supported by the R5F5631DDDBG#U0?
The R5F5631DDDBG#U0 supports USB 2.0 full-speed host/function/OTG (1 port), CAN (2 channels, ISO 11898-1 compliant), up to 13 SCI channels (with UART, SPI, I²C, LIN, and smart-card modes), 4 I²C interfaces (including one FM+), 3 RSPI channels, and IEBus. It does not support Ethernet or external bus expansion in this package configuration. These interfaces enable robust connectivity in industrial control, metering, and gateway applications using the R5F5631DDDBG#U0.
What safety and security features does the R5F5631DDDBG#U0 provide?
The R5F5631DDDBG#U0 includes hardware support for IEC60730 Class B compliance, featuring oscillation-stop detection, CRC calculator (with three polynomials), self-diagnostic A/D functions, independent watchdog timer (IWDT) with dedicated LOCO clock, and memory protection unit (MPU). It also integrates a Data Encryption Unit (DEU) supporting AES-128/192/256 encryption/decryption in ECB/CBC modes - critical for secure boot and firmware authentication in the R5F5631DDDBG#U0.
R5F5631DDDBG#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631DDDBG#U0 FAQ
1.How can I place an order for R5F5631DDDBG#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631DDDBG#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631DDDBG#U0 reliable?
The price and inventory of R5F5631DDDBG#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631DDDBG#U0 is usually 5 days.
3.What payment methods are accepted for R5F5631DDDBG#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631DDDBG#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631DDDBG#U0?
R5F5631DDDBG#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631DDDBG#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631DDDBG#U0?
For technical support, including R5F5631DDDBG#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631DDDBG#U0 requirements.
6.How does Aetrix verify that R5F5631DDDBG#U0 is sourced from the original manufacturer or authorized distributors?
All R5F5631DDDBG#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631DDDBG#U0 meets industry standards.
7.What is the process for return or replacement of R5F5631DDDBG#U0?
All R5F5631DDDBG#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631DDDBG#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631DDDBG#U0 part is unused and in its original packaging.
Return procedure for R5F5631DDDBG#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631DDDBG#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

