Renesas R5F5631DDGFB#V0
- Part No.:
- R5F5631DDGFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5631DDGFB#V0.pdf
- Description:
- RX631 1.5MB/128KB CAN LQFP144 10
- Quantity:
- Payment:

- Shipping:

Inventory:2,893
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631DDGFB#V0 from Renesas is a 100 MHz 32-bit RX CPU core microcontroller in the RX631 Group, featuring 512 KB on-chip flash memory, 64 KB SRAM, 32 KB data flash, and integrated 12-bit/10-bit A/D converters. It supports USB 2.0 full-speed host/function interface, CAN (ISO 11898-1), up to 13 SCI channels, I²C, SPI, RTC, and operates from a single 2.7–3.6 V supply across –40 to +85°C. It targets industrial HMI, motor control, and networked embedded systems requiring deterministic real-time performance without Ethernet.
For engineers reviewing the R5F5631DDGFB#V0 datasheet, R5F5631DDGFB#V0 pinout, R5F5631DDGFB#V0 application, or R5F5631DDGFB#V0 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-A (144-pin LQFP), confirmed peripheral channel counts per package, functional distinctions from RX63N Group (e.g., no Ethernet MAC), and two validated alternative parts with documented technical and application differences.
Technical Context
The R5F5631DDGFB#V0 implements the RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates a memory protection unit (MPU), IEEE-754 single-precision FPU, and dual multiply-and-accumulate units - one for register-to-register and one for memory-to-memory operations.
Its clock system includes internal 125-kHz LOCO and 50-MHz HOCO oscillators, external crystal support (4–16 MHz), and PLL-based frequency synthesis. Power management features four low-power modes, RTC battery backup capability, and module stop functions - all supporting IEC 60730-compliant safety-critical applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling deterministic real-time execution |
| Flash Memory | 512 KB on-chip main flash, zero-wait-state operation at 100 MHz |
| SRAM | 64 KB on-chip SRAM, zero-wait-state access for both instructions and operands |
| A/D Converter | 21-channel 12-bit S12AD + 8-channel 10-bit AD, 1.0 µs conversion time @ PCLK = 50 MHz |
| USB Interface | Full-speed USB 2.0 host/function controller with 2 KB on-chip RAM buffer |
| CAN Channels | Two ISO 11898-1 compliant CAN modules, each with 32 mailboxes |
| Operating Temperature | –40°C to +85°C (D version), suitable for industrial ambient environments |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains for core/peripherals; dedicated AVCC0 for analog section |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise timing and PLL reference |
| RESET | Active-low reset input | Accepts asynchronous external reset; triggers power-on reset (POR) and voltage-monitoring reset |
| USB_DP / USB_DM | USB 2.0 differential data pair | Full-speed (12 Mbps) signaling interface; requires 3.3 V tolerant termination |
| TXDn / RXDn | SCI asynchronous serial I/O | Up to 13 configurable SCI channels; supports UART, smart card, SPI/I²C emulation |
| AD00–AD20 | Analog input channels | 21 pins mapped to 12-bit S12AD; includes dedicated temperature sensor input |
| MTIOA0–MTIOB5 | MTU2 timer I/O | 6-channel 16-bit multifunction timer with PWM, input capture, phase counting, and A/D trigger generation |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware acceleration enables real-time math-intensive tasks like motor vector control |
| Memory Protection Unit (MPU) | Configurable region-based access control prevents unintended memory overwrites in multitasking or safety-critical firmware |
| Data Encryption Unit (DEU) | AES-128/192/256 encryption/decryption in ECB/CBC mode supports secure firmware updates and data confidentiality |
| IEC 60730 compliance support | Integrated oscillation-stop detection, CRC calculator, IWDT, and A/D self-diagnostic reduce certification effort for Class B appliances |
| Flexible clock domain control | Independent division/multiplication settings for ICLK, PCLK, FCLK, and BCLK enable optimized power/performance trade-offs per subsystem |
| Background programming | Data flash reprogramming/erasing (100,000 cycles) during normal CPU operation avoids interrupt latency in field-upgradable systems |
Applications
| Industrial HMI Panel | Smart Motor Drive Controller |
|---|---|
|
Use Scenario: Embedded display interface with touch input, local data logging, and Modbus RTU communication to PLCs. IC Role / Device Role / Timing Role: Main application processor executing GUI framework, managing USB HID peripherals, and synchronizing real-time motor status updates via SCI and CAN. Use Value: 64 KB SRAM supports frame-buffered graphics; 512 KB flash stores dual-application images; 13 SCI channels enable concurrent serial diagnostics and fieldbus interfaces. |
Use Scenario: Closed-loop servo drive with position feedback, current sensing, and field-oriented control (FOC) algorithm execution. IC Role / Device Role / Timing Role: Real-time motion controller generating PWM waveforms, sampling current/voltage ADCs at 1 µs resolution, and executing FOC in <10 µs loop time. Use Value: MTU2 and TPU timers deliver synchronized 15-phase PWM; 12-bit A/D converter provides 1 LSB = ~1.2 mV @ 5 V reference for precision current measurement. |
| Networked Building Automation Node | Medical Diagnostic Instrument Subsystem |
|
Use Scenario: HVAC zone controller communicating via CAN bus to central building management system and USB to local configuration tool. IC Role / Device Role / Timing Role: Protocol gateway handling CAN message filtering, USB CDC virtual COM port bridging, and RTC-scheduled energy-saving mode transitions. Use Value: Dual CAN modules allow redundant bus access; USB function mode enables plug-and-play firmware updates; RTC battery backup maintains schedule integrity during AC loss. |
Use Scenario: Portable ultrasound front-end subsystem acquiring analog sensor data, performing preliminary signal conditioning, and streaming digitized frames via USB to host PC. IC Role / Device Role / Timing Role: Data acquisition engine interfacing with transducer analog chain, applying digital filtering via DMA-accelerated DTC transfers, and buffering frames in SRAM before USB transmission. Use Value: DTC offloads CPU during high-throughput ADC→SRAM transfers; 10-bit A/D converter supports fast sampling of low-noise preamplifier outputs; DEU secures proprietary algorithm IP. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFB | RX63N Group; adds Ethernet MAC (10/100 Mbps), RMII/MII interface, EDMAC, and larger flash (2 MB) | Suitable for network edge devices requiring TCP/IP stack offload and LAN connectivity - not required in standalone motor/HMI nodes | Select when Ethernet PHY integration and protocol acceleration are mandatory; avoid if cost, power, or PCB area constraints apply |
| R5F566TDDFP | RX66T Group; higher 160 MHz CPU, enhanced MTU3 timers, 32-channel 12-bit A/D, and built-in encoder interface | Targeted at high-performance servo drives needing >100 kSPS sampling and hardware position capture - exceeds R5F5631DDGFB#V0's 21-channel A/D and TPU limits | Choose for next-generation motion control demanding tighter jitter, faster loops, or multi-axis coordination; retain R5F5631DDGFB#V0 for cost-optimized legacy-compatible designs |
Compared with R5F5631DDGFB#V0, R5F563NEDDFB adds Ethernet functionality at higher BOM cost and power, while R5F566TDDFP delivers superior real-time determinism and analog throughput for advanced motion control - making R5F5631DDGFB#V0 optimal for balanced industrial HMI and mid-tier motor control where Ethernet and extreme timing are unnecessary.
Availability
R5F5631DDGFB#V0 is available at Aetrix Electronics and suitable for industrial HMI, smart motor drives, building automation nodes, and medical diagnostic subsystems requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F5631DDGFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group was designed for cost-sensitive, real-time industrial applications requiring rich peripheral integration - including USB, CAN, multiple serial interfaces, and safety features - without Ethernet overhead, targeting HMI, motor control, and factory automation.
FAQ
What is the maximum operating frequency and core type of the R5F5631DDGFB#V0?
The R5F5631DDGFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core. This core delivers 165 DMIPS performance, incorporates a 5-stage pipeline, supports IEEE-754 single-precision floating-point arithmetic, and includes a memory protection unit (MPU) for secure multitasking environments. Its instruction set enables ultra-compact code, reducing flash footprint in resource-constrained applications.
Does the R5F5631DDGFB#V0 include an Ethernet controller?
No, the R5F5631DDGFB#V0 does not include an Ethernet controller. It belongs to the RX631 Group, which explicitly excludes the Ethernet MAC, EDMAC, and associated MII/RMII interfaces found in the RX63N Group. This omission reduces silicon cost and power consumption, making R5F5631DDGFB#V0 appropriate for applications where LAN connectivity is handled externally or not required - such as standalone motor drives or local HMI panels.
What are the flash and RAM capacities of the R5F5631DDGFB#V0?
The R5F5631DDGFB#V0 integrates 512 KB of on-chip main flash memory and 64 KB of on-chip SRAM, both operating at zero wait states up to 100 MHz. It also includes 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. These capacities support robust firmware images, real-time data buffers, and nonvolatile parameter storage - sufficient for complex industrial firmware with dual-bank update capability.
Which package type is used for the R5F5631DDGFB#V0?
The R5F5631DDGFB#V0 uses the PLQP0144KA-A package: a 144-pin LQFP measuring 20 × 20 mm with 0.5 mm pitch. This package provides 111 general-purpose I/O pins (including 18 with 5-V tolerance), supports external bus expansion (16-bit mode), and is compatible with standard surface-mount assembly processes. Pin compatibility is confirmed per Renesas document R01DS0098EJ0180 Table 1.2.
What safety and security features does the R5F5631DDGFB#V0 support?
The R5F5631DDGFB#V0 supports IEC 60730 Class B compliance through integrated features including oscillation-stop detection, hardware CRC calculator (with three polynomials), independent watchdog timer (IWDT) with dedicated LOCO clock, and self-diagnostic functions for the 10-bit A/D converter. It also includes a Data Encryption Unit (DEU) supporting AES-128/192/256 encryption in ECB/CBC modes, enabling secure firmware authentication and data confidentiality.
R5F5631DDGFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631DDGFB#V0 FAQ
1.How can I place an order for R5F5631DDGFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631DDGFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631DDGFB#V0 reliable?
The price and inventory of R5F5631DDGFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631DDGFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631DDGFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631DDGFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631DDGFB#V0?
R5F5631DDGFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631DDGFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631DDGFB#V0?
For technical support, including R5F5631DDGFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631DDGFB#V0 requirements.
6.How does Aetrix verify that R5F5631DDGFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631DDGFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631DDGFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631DDGFB#V0?
All R5F5631DDGFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631DDGFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631DDGFB#V0 part is unused and in its original packaging.
Return procedure for R5F5631DDGFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631DDGFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

