Renesas R5F5631ECDBG#G0
- Part No.:
- R5F5631ECDBG#G0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F5631ECDBG#G0.pdf
- Description:
- 32BIT MCU RX631 2M/128K LFBGA176
- Quantity:
- Payment:

- Shipping:

Inventory:1,106
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631ECDBG#G0 from Renesas is a 100 MHz 32-bit RX631 Group microcontroller with integrated FPU, 768 KB on-chip flash memory, 128 KB SRAM, and 32 KB data flash. It features a 12-bit A/D converter (21 channels), 10-bit D/A converter (2 channels), RTC, USB 2.0 function controller, CAN interface, and I²C/SCI/RSPI peripherals - designed for industrial control and networked embedded systems requiring deterministic real-time performance and functional safety support.
For engineers reviewing the R5F5631ECDBG#G0 datasheet, R5F5631ECDBG#G0 pinout, R5F5631ECDBG#G0 application, or R5F5631ECDBG#G0 equivalent, this page delivers verified specifications, package mapping to PLBG0176GA-A (13 × 13 mm, 0.8-mm pitch), confirmed peripheral channel counts per package, IEC60730-compliant self-test functions, and validated alternative MCUs for migration or second-sourcing.
Technical Context
The R5F5631ECDBG#G0 belongs to the RX631 Group - a subset of the RX63N/RX631 family differentiated by absence of Ethernet MAC and SDRAM controller. It implements the 32-bit RX CPU core with IEEE-754 single-precision FPU, 165 DMIPS @ 100 MHz, and CISC Harvard architecture with 5-stage pipeline and variable-length instructions.
It supports four low-power modes (sleep, all-module clock stop, software standby, deep software standby), operates from a single 2.7–3.6 V supply, and integrates MPU, JTAG/FINE debug interfaces, and hardware CRC calculator. Unlike RX63N variants, it omits Ethernet, EXDMAC, PDC, and sub-clock oscillator for battery backup.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz, IEEE-754 FPU, and memory protection unit (MPU) |
| Max Operating Frequency | 100 MHz system clock (ICLK); peripheral clock (PCLK) up to 50 MHz - enables deterministic real-time execution and high-speed peripheral timing |
| Memory | 768 KB on-chip flash (no wait states @ 100 MHz), 128 KB SRAM (no wait states), 32 KB reprogrammable data flash (100,000 write cycles) |
| Analog Peripherals | 21-channel 12-bit A/D converter (1 µs conversion time @ 50 MHz PCLK), 8-channel 10-bit A/D converter, 2-channel 10-bit D/A converter, on-die temperature sensor (±1°C) |
| Communication Interfaces | 1× USB 2.0 function controller (full-speed, 12 Mbps), 3× CAN (ISO 11898-1, 32 mailboxes each), 4× I²C (up to 1 Mbps), 13× SCI, 3× RSPI, 1× IEBus |
| Timers & Control | 16× TPU channels, 6× MTU2 channels, 4× 8-bit TMR, 4× compare-match timers, RTC with calendar/alarm, independent watchdog timer (IWDT) |
| Package & Environment | PLBG0176GA-A (176-pin LFBGA, 13 × 13 mm, 0.8-mm pitch), -40 to +85°C operating range (D version), 5-V-tolerant I/O (18 pins) |
Pinout & Package
Package: PLBG0176GA-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array, 13 mm × 13 mm body, 0.8 mm ball pitch, RoHS-compliant, lead-free, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated power/ground pairs per I/O bank ensure stable core and I/O voltage domains; decoupling required per Renesas layout guidelines |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables precise clock source for USB, CAN, and RTC timing compliance |
| RESET | Active-low reset input | Asynchronous reset assertion clears CPU state and peripheral registers; compatible with external supervisor ICs |
| MD0 / MD1 | Mode selection pins | Configure boot mode (ROM/flash/external bus) at power-on; must be pulled high/low per startup requirements |
| USB_VBUS / USB_ID | USB detection inputs | Enable host/device role detection in USB OTG-capable designs; R5F5631ECDBG#G0 supports function-only mode |
| TXD0 / RXD0 | SCI0 serial transmit/receive | Asynchronous UART interface for debug console or host communication; supports baud rates up to 2 Mbps @ 50 MHz PCLK |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Class B Support | Oscillation-stop detection, CRC calculator, IWDT, A/D self-diagnostic, and clock frequency measurement enable certified functional safety firmware |
| Flexible Clock System | Multiple on-chip oscillators (LOCO, HOCO), PLL, and independent clock domain division (ICLK/PCLK/FCLK/BCLK) allow optimized power/performance trade-offs |
| Hardware Acceleration | Dedicated 32×32→64-bit multiplier (1-cycle), divider (2-cycle), barrel shifter, and DSP instructions reduce compute latency in motor control and signal processing |
| Robust Peripheral Integration | 32-mailbox CAN controllers, 13 SCI channels with LIN/SmartCard/I²C/SPI emulation, and 4-channel I²C with FM+ support simplify multi-protocol gateway design |
| Data Integrity Protection | Memory protection unit (MPU), register write protection, and background operation (BGO) for flash/data flash programming prevent unintended corruption during runtime |
Applications
| Industrial PLC I/O Module | Building Automation Controller |
|---|---|
|
Use Scenario: Central controller in DIN-rail mounted I/O modules managing analog inputs (temperature, pressure), digital outputs (relays), and fieldbus communication. IC Role / Device Role / Timing Role: Real-time deterministic scheduler executing control loops, sampling A/D at 1 kHz, driving PWM outputs, and servicing CANopen master stack. Use Value: 128 KB SRAM buffers sensor data; 768 KB flash stores dual-application images; 21-channel 12-bit A/D eliminates external ADC; CAN and SCI enable multi-protocol fieldbus support. |
Use Scenario: HVAC zone controller interfacing with thermostats, dampers, CO₂ sensors, and BACnet MS/TP or Modbus RTU networks. IC Role / Device Role / Timing Role: Primary MCU handling PID loop execution, RS485/SCI-based fieldbus protocol stack, and USB-based configuration via service tool. Use Value: Integrated USB function controller simplifies field commissioning; 10-bit D/A drives analog valve actuators; RTC enables scheduling and event logging without external components. |
| Medical Infusion Pump | Factory Asset Monitor |
|
Use Scenario: Safety-critical infusion pump requiring motor control, flow sensing, alarm generation, and regulatory-compliant diagnostics. IC Role / Device Role / Timing Role: Main controller executing IEC60730-certified firmware, managing stepper motor drivers via TPU PWM, and validating sensor inputs using A/D self-test. Use Value: Hardware CRC and IWDT meet Class B requirements; temperature sensor monitors internal die temp; 32 KB data flash stores calibration and usage logs with wear leveling. |
Use Scenario: Wireless vibration/temperature monitor attached to motors or bearings, collecting sensor data and transmitting via CAN or RS485 to edge gateway. IC Role / Device Role / Timing Role: Sensor fusion hub aggregating analog (temp), digital (vibration switch), and serial (I²C accelerometer) inputs before protocol translation. Use Value: 13 SCI channels support daisy-chained sensor networks; 4× I²C interfaces connect multiple environmental sensors; low-power modes extend battery life in wireless deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NACDBG#G0 | Same package (PLBG0176GA-A), same 768 KB flash/128 KB RAM, but belongs to RX63N Group - includes Ethernet MAC and SDRAM controller | Required where Ethernet connectivity or external memory expansion is needed; adds ~15 mW active power and larger PCB footprint due to RMII/MII routing | Select R5F563NACDBG#G0 only if Ethernet or SDRAM is mandatory; otherwise R5F5631ECDBG#G0 offers lower cost and simpler layout |
| R5F562TADFP#30 | RX62T Group MCU in 100-pin LQFP; 256 KB flash, 32 KB RAM, no FPU, no USB, but adds dedicated motor control timers (MTU3) and encoder interfaces | Optimized for BLDC/PMSM motor drive with hall/encoder input capture and complementary PWM; lacks USB, CAN, and high-resolution A/D of R5F5631ECDBG#G0 | Choose R5F562TADFP#30 for cost-sensitive motor control; retain R5F5631ECDBG#G0 when mixed-signal, communication-rich, or safety-certified applications dominate |
Compared with R5F563NACDBG#G0, the R5F5631ECDBG#G0 removes Ethernet and SDRAM to reduce complexity and cost while retaining full USB/CAN/I²C connectivity and IEC60730 support; versus R5F562TADFP#30, it trades motor-specific peripherals for broader communication capability and higher memory density - making it ideal for protocol gateways and general-purpose industrial controllers.
Availability
R5F5631ECDBG#G0 is available at Aetrix Electronics and suitable for industrial automation, building management systems, and medical device applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for R5F5631ECDBG#G0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group is part of Renesas' 32-bit RX MCU family, engineered for high-performance, low-power embedded control applications demanding real-time responsiveness, functional safety compliance, and rich peripheral integration without Ethernet overhead.
FAQ
What is the maximum operating frequency and core performance of the R5F5631ECDBG#G0?
The R5F5631ECDBG#G0 operates at a maximum system clock frequency of 100 MHz. Its 32-bit RX CPU core delivers 165 DMIPS performance and includes a single-precision IEEE-754 floating-point unit. The core supports variable-length instructions, 5-stage pipeline, and hardware multiplier/divider - enabling efficient execution of control algorithms and signal processing tasks in the R5F5631ECDBG#G0.
Does the R5F5631ECDBG#G0 include an Ethernet MAC or SDRAM controller?
No, the R5F5631ECDBG#G0 does not include an Ethernet MAC or SDRAM controller. It belongs to the RX631 Group, which is explicitly defined in the Renesas documentation as omitting these features present in the RX63N Group. This distinction reduces pin count, power consumption, and layout complexity - making the R5F5631ECDBG#G0 suitable for applications where Ethernet connectivity is unnecessary.
What package type and pin count does the R5F5631ECDBG#G0 use?
The R5F5631ECDBG#G0 uses the PLBG0176GA-A package: a 176-pin Low-Profile Fine-Pitch Ball Grid Array with 13 mm × 13 mm body size and 0.8 mm ball pitch. This package supports 133 general-purpose I/O pins (including 18 5-V-tolerant), and is RoHS-compliant and lead-free. The R5F5631ECDBG#G0's pinout is fully documented in Renesas Application Note R01DS0098EJ0180.
Which communication interfaces are supported by the R5F5631ECDBG#G0?
The R5F5631ECDBG#G0 supports USB 2.0 function controller (full-speed), 3 CAN channels (ISO 11898-1 compliant, 32 mailboxes each), 4 I²C interfaces (one FM+ capable, up to 1 Mbps), 13 SCI channels (with LIN, SmartCard, SPI, and I²C emulation modes), 3 RSPI channels, and 1 IEBus channel. It does not support Ethernet, OTG, or host-mode USB - confirming its role as a peripheral-rich, non-networked controller.
Is the R5F5631ECDBG#G0 qualified for functional safety standards like IEC60730?
Yes, the R5F5631ECDBG#G0 includes hardware features required for IEC60730 Class B compliance: oscillation-stop detection, hardware CRC calculator, independent watchdog timer (IWDT), self-diagnostic capability for the A/D converter, and clock frequency measurement circuitry. These are documented in the R01DS0098EJ0180 datasheet and enable certified firmware implementation without external safety monitors - a key advantage of the R5F5631ECDBG#G0 in safety-critical applications.
R5F5631ECDBG#G0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX631
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631ECDBG#G0 FAQ
1.How can I place an order for R5F5631ECDBG#G0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631ECDBG#G0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631ECDBG#G0 reliable?
The price and inventory of R5F5631ECDBG#G0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631ECDBG#G0 is usually 5 days.
3.What payment methods are accepted for R5F5631ECDBG#G0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631ECDBG#G0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631ECDBG#G0?
R5F5631ECDBG#G0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631ECDBG#G0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631ECDBG#G0?
For technical support, including R5F5631ECDBG#G0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631ECDBG#G0 requirements.
6.How does Aetrix verify that R5F5631ECDBG#G0 is sourced from the original manufacturer or authorized distributors?
All R5F5631ECDBG#G0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631ECDBG#G0 meets industry standards.
7.What is the process for return or replacement of R5F5631ECDBG#G0?
All R5F5631ECDBG#G0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631ECDBG#G0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631ECDBG#G0 part is unused and in its original packaging.
Return procedure for R5F5631ECDBG#G0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631ECDBG#G0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

